Methodology for designing an integrated circuit using a reduced

Details Methodology for designing an integrated circuit using a reduced Methodology for designing an integrated circuit using a reduced

1997-02-26

1999-09-21

Teska, Kevin J.

G06F 1750

Patent

active

059564970

ABSTRACT:
A reduced cell library includes substantially fewer cells than a complete cell library used to finalize the integrated circuit design. Having fewer cells reduces the number of options available to the synthesis tool for realizing a particular RTL description. Hence, the amount of time elapsing during a synthesis run using the reduced cell library may be substantially shorter than a corresponding synthesis run using a complete cell library. The reduced cell library can be used to evaluate the RTL description of an integrated circuit without incurring long synthesis delays. Large problems in the RTL description (with respect to one or more design goals) may be detected, and the RTL description may be modified to correct the problems. Once the RTL description of the integrated circuit substantially meets the design goals of the integrated circuit using the reduced cell library, synthesis using the complete cell library is initiated. The reduced cell library may be used to evaluate alternative RTL descriptions as well as cells proposed for addition into the complete cell library. The reduced cell library can be created even when the complete cell library is not yet available. In one embodiment, each of the cells in the reduced cell library is characterized by a uniform drive strength employed by all cells in the library. Attributes for the cells are generated using design goals, constraints, and assumptions.

REFERENCES:
patent: 5619418 (1997-04-01), Blaauw et al.
patent: 5666288 (1997-09-01), Jones et al.
patent: 5689432 (1997-11-01), Blaauw et al.
patent: 5719783 (1998-02-01), Kerzman et al.
patent: 5724250 (1998-03-01), Kerzman et al.
patent: 5726903 (1998-03-01), Kerzman et al.
patent: 5737236 (1998-04-01), Maziasz et al.
patent: 5802349 (1998-09-01), Rigg et al.
patent: 5831867 (1998-11-01), Aji et al.
Sato et al "Post-Layout Optimization for Deep Submicron Design," IEEE, pp. 1-6, Jun. 1996.
Ramachandran et al "Combined Topological and Functionality-Based Delay Estimation Using A Layout-Driven Approach Fro High-Level Applications, " IEEE, pp. 1450-1460, Dec. 1994.

Affiliated with

Also associated with

Rating

Methodology for designing an integrated circuit using a reduced does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methodology for designing an integrated circuit using a reduced , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methodology for designing an integrated circuit using a reduced will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-89245