Methodology for deriving executable low-level structural descrip

Details Methodology for deriving executable low-level structural descrip Methodology for deriving executable low-level structural descrip

1997-08-04

1999-03-09

Trans, Vincent N.

Boots, shoes, and leggings

364488, G06F 1750

Patent

active

058809716

ABSTRACT:
A methodology for generating structural descriptions of complex digital devices from high-level descriptions and specifications is disclosed. The methodology uses a systematic technique to map and enforce consistency of the semantics imbedded in the intent of the original, high-level descriptions. The design activity is essentially a series of transformations operating upon various levels of design representations. At each level, the intended meaning (semantics) and formal software manipulations are captured to derive a more detailed level describing hardware meeting the design goals. Important features of the methodology are: capturing the users concepts, intent, specification, descriptions, constraints and trade-offs; architectural partitioning; what-if analysis at a high level; sizing estimation; timing estimation; architectural trade-off; conceptual design with implementation estimation; and timing closure. The methodology includes using estimators, based on data gathered over a number of realized designs, for partitioning and evaluating a design prior to logic synthesis. From the structural description, a physical implementation of the device is readily realized.

REFERENCES:
patent: 4833619 (1989-05-01), Shimizu et al.
patent: 5146583 (1992-09-01), Matsunaka et al.
patent: 5222030 (1993-06-01), Dangelo et al.
patent: 5258919 (1993-11-01), Yamanouchi et al.
patent: 5299137 (1994-03-01), Kingsley
"Hierarchical Logic Synthesis System for VLSI" by Matsumoto et al, IEEE Proceedings of ISCAS. 1985, pp. 651-654.
"An Overview of Logic Synthesis Systems" by L. Trevillyan, 24th ACM/IEEE Automation Cenference, 1987, pp. 166-172.
"Design Systems for VLSI Circuits--Logic Synthesis and Silicon Compilation", edited by G. De Micheli et al, Nijhof, pp. 130-193.
"A New Look at Logic Synthesis" by Darringer et al, IEEE 17th Design Automation Conference 1980, pp. 543-549.
SOCRATES: A System for Automatically Synthesizing and Optimizing Combinational Logic, D Gregory et al, IEEE 23rd Design Automation Conference, 1986, pp. 79-85.
"Integrated VLSI CAD Systems at Digital Equipment Corporation" by Hutchings et al, IEEE 22.sup.nd Design Automation Conference, 1985, pp. 543-548.
Waxman, et al., "VHDL Links Design Test, and Maintenance," IEEE Spectrum, vol. 26, No. 5, May 1989, pp. 40-44.

Affiliated with

Also associated with

Rating

Methodology for deriving executable low-level structural descrip does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methodology for deriving executable low-level structural descrip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methodology for deriving executable low-level structural descrip will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1327753