Electrical computers and digital processing systems: multicomput – Computer-to-computer protocol implementing
Reexamination Certificate
2007-05-01
2007-05-01
Luu, Le Hien (Department: 2141)
Electrical computers and digital processing systems: multicomput
Computer-to-computer protocol implementing
C710S052000
Reexamination Certificate
active
10458530
ABSTRACT:
The invention provides a low-cost, high-bandwidth file server, which is implemented in a single integrated semiconductor. High-bandwidth is achieved through the use of a shared memory buffer, protocol aware logic, and a modified network stack. The shared memory buffer allows data flow from the network to the storage device without the need of a single copy. The protocol aware logic and modified network stack also greatly improves bandwidth, while decreasing the processor workload. Another improvement allows for a smaller processor that can run at slower clock speeds, and thus requires far less silicon while using far less power than the traditional approach.
REFERENCES:
patent: 6888937 (2005-05-01), Kurapati
patent: 2001/0001616 (2001-05-01), Rakib et al.
patent: 2001/0047406 (2001-11-01), Araujo et al.
patent: 2001/0053148 (2001-12-01), Bilic et al.
patent: 2002/0013821 (2002-01-01), Kasper
patent: 2002/0071450 (2002-06-01), Gasbarro et al.
patent: 2002/0124108 (2002-09-01), Terrell et al.
patent: 2004/0003126 (2004-01-01), Boucher et al.
patent: 2004/0030754 (2004-02-01), Ree
Luu Le Hien
Ree Bradley R
LandOfFree
Method using receive and transmit protocol aware logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method using receive and transmit protocol aware logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method using receive and transmit protocol aware logic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3810062