Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage
Reexamination Certificate
2008-05-30
2010-11-16
Donovan, Lincoln (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
With specific source of supply or bias voltage
C327S543000
Reexamination Certificate
active
07834683
ABSTRACT:
Controlled voltage circuit for compensating the performance variations in integrate circuits caused by voltage supply, temperature, and process variations is proposed. The controlled voltage circuit includes several MOSFET transistors connected in series, a unity gain operational amplifier, and a constant current source with an input terminal and an output terminal. The input source terminal of the first MOSFET is connected to a constant current source and to the unity gain operational amplifier. The output terminal of the circuit is connected to the CMOS delay block. To compensate for the performance variation, the output voltage node at or before the unity gain operational amplifier is shifted higher as the operating process state is slowed down or as the temperature is increased. Conversely, the output voltage node is shifted lower as the process becomes faster or the temperature is reduced.
REFERENCES:
patent: 4477737 (1984-10-01), Ulmer et al.
patent: 4833350 (1989-05-01), Frisch
patent: 6288600 (2001-09-01), Kadowaki et al.
patent: 6496056 (2002-12-01), Shoji
patent: 6777920 (2004-08-01), Furutani et al.
patent: 7279960 (2007-10-01), Lee
patent: 7282972 (2007-10-01), Lin
Nguyen Jon
Truong Phat
Donovan Lincoln
Hsu Winston
Jager Ryan C
Margo Scott
Nanya Technology Corp.
LandOfFree
Method to reduce variation in CMOS delay does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to reduce variation in CMOS delay, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to reduce variation in CMOS delay will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4204356