Method to reduce timing skews in I/O circuits and clock...

Details Method to reduce timing skews in I/O circuits and clock... Method to reduce timing skews in I/O circuits and clock...

1999-12-28

2002-11-12

Wells, Kenneth B. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific identifiable device, circuit, or system

Integrated structure

C257S401000

Reexamination Certificate

active

06480059

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The invention relates to integrated circuit devices and more particularly to reducing timing variations due to the fabrication and operation of such devices.
2. Description of Related Art
A major goal of metal oxide semiconductor field effect transistor (MOSFET) fabrication is to increase the density and consequently speed of the integrated circuits in which such devices are utilized. To gain performance increases, the saturation drain current (I
Dsat
) is increased typically by a decrease in the channel length and a decrease in the gate oxide thickness.
Integrated circuit chips or dies may have millions of devices. To fabricate such chips usually begins by computer-aided design (CAD) systems. CAD systems assemble the individual components into circuit layout patterns and draw a composite picture of the circuit surface showing all of the sub-layer patterns. This information is typically transferred to a reticle that is a hard copy of the individual drawing that may be used to pattern a wafer surface.
Patterning the wafer surface involves various steps of deposition, diffusion, etching, implantation, lithography, etc. There are probabilistic components in each of the physical formation steps of a die. For instance, though the CAD design may call for a particular gate length L, the effective gate length (L
eff
) which may be deposited and patterned by deposition, diffusion, and etching steps to coincide slightly differently than the desired L. Thus, a fabrication process ideally targeted for typical process parameters will have inherent variations that either speed up or slow down the device because of the variations in the fabrication of the devices. The variations can be classified as either systematic or random. In the ordinary case, these various physical process steps in the formation of the integrated circuit die create a systematic and random “skew” in the sense that circuit speed of the die is slower because, once fabricated, individual threshold voltages of the device were slightly higher than desired or the effective gate length of the individual devices of the integrated circuit was slightly larger than desired.
In addition to the systematic and random variations in individual device level performance caused by the fabrication of such devices of an integrated circuit, there are further systematic variations presented because of the die environment. In other words, the environment around a particular device has a significant effect on the performance of that device. For example, tightly spaced gates may interact with one another or the middle gate of an array of three adjacent gates may act differently, although drawn and fabricated identically to its adjacent gates, based on the environmental effects those adjacent gates have on that device.
Further, trends in integrated circuit fabrication call for increases in die sizes to accommodate faster processing speeds. As such, devices on a larger die will encompass a larger area. Integral devices on a smaller die might be closer together than the same devices would be on a larger die. The change in environmental effects due to die size on smaller dies is less than the change in environmental effects on a larger die. Thus, increasing die size will also tend to increase the systematic and random variations inherent in a device and will have greater effects on the overall timing budget of a die.
Thus, it is known to those studied in the art that there are systematic and random errors in fabrication. Techniques for compensating for the systematic errors have been devised. These techniques include layout compensation, compensation of dimension, and redrawing certain legs of the circuit either at the transistor or metal layout level. More specifically, these methods include analog current matching, centroid or x-layouts, and interpolation compensation schemes. These efforts have all been targeted at reducing systematic skews in devices that reduce timing margins and switching frequency.
As dice get larger, as critical dimensions decrease to the deep submicron level, as speeds increase, the systematic and random variations become a more significant part of the timing budget. To date, the majority of efforts to address the variations in chip fabrication have been directed at the systematic variations, to the exclusion of the random process variations.
SUMMARY OF THE INVENTION
A method of reducing random, processing-induced timing variations in a field effect transistor device is disclosed. The method includes providing a semiconductor substrate having an active area, and forming a transistor having a gate over a portion of the active area, the gate having a first leg and a second leg. In a further aspect of the invention, a field effect transistor and an integrated circuit device are disclosed.
In a further aspect of the invention, a method of improving the timing skew of critically-matched circuits is disclosed. In a still further aspect of the invention, a field effect transistor and an integrated circuit device that can be used to improve timing robustness in the presence of random fabrication- or process-induced variations is disclosed.
Additional features and benefits of the invention will become apparent from the detailed description, figures, and claims set forth below.


REFERENCES:
patent: 3967988 (1976-07-01), Davidsohn
patent: 4635088 (1987-01-01), Eguchi
patent: 4691217 (1987-09-01), Ueno et al.
patent: 5060037 (1991-10-01), Rountree
patent: 5079614 (1992-01-01), Khatakhotan
patent: 5646546 (1997-07-01), Bertolet et al.
patent: 5677555 (1997-10-01), Kalpakjian et al.
Pucknell, D.A., Eshraghian, Kamran; Basic VLSI Design Third Edition; Prentice Hall, Sydney, Austrailia, pp. 176-179, Jan. 1994.

Affiliated with

Also associated with

Rating

Method to reduce timing skews in I/O circuits and clock... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method to reduce timing skews in I/O circuits and clock..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to reduce timing skews in I/O circuits and clock... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2989750