Fishing – trapping – and vermin destroying
Patent
1988-05-06
1990-03-20
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437191, 437195, 437 62, 437239, 437229, 148DIG106, 148DIG106, H01L 21283, H01L 21314
Patent
active
049101684
ABSTRACT:
A method for forming substrate contacts in an integrated circuit structure uses a layer of conductive material, preferably polycrystalline silicon, applied to the surface of the semiconductor structure to make electrical contact with exposed portions of the substrate. The polycrystalline silicon layer is then coated with a nitride layer. A via mask which is opaque over the region where a contact will be formed produces a photoresist stud smaller that the original via mask. The photoresist stud is used to pattern the nitride to remain only over the contact region. Following this, the polycrystalline silicon is oxidized except at the nitride mask, forming a bird's beak beneath edges of the nitride. The resulting contact is smaller than the photolithographic limit of the via mask and thus allows for smaller space allocated for contact regions and smaller total structure.
REFERENCES:
patent: 3967981 (1976-07-01), Yamazaki et al.
patent: 4280854 (1981-07-01), Shibata et al.
patent: 4305200 (1981-12-01), Fu et al.
patent: 4582563 (1986-04-01), Hazuki et al.
Wolf, S. et al., Silicon Processing: Process Technology, Lattice Press, California, 1986, pp. 407-408.
Hearn Brian E.
MOS Electronics Corporation
Quach T. N.
LandOfFree
Method to reduce silicon area for via formation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to reduce silicon area for via formation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to reduce silicon area for via formation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-792747