Method to reduce bus voltage stress in a single-stage single...

Details Method to reduce bus voltage stress in a single-stage single... Method to reduce bus voltage stress in a single-stage single...

2002-04-29

2004-04-06

Patel, Rajnikant B. (Department: 2838)

Electric power conversion systems

Current conversion

Including d.c.-a.c.-d.c. converter

C363S021050

Reexamination Certificate

active

06717826

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Technical Field of the Invention
The present invention relates to power electronics and, more particularly to a single stage single switch power factor correction circuit with reduced voltage stress.
2. Description of Related Art
A conventional method of solving the problem of harmonic current in a power supply is the power factor correction (PFC) circuit. For example, input AC power is rectified by a bridge-type rectifier device and input to a PFC circuit for power correction, then converted by a voltage converter for outputting to a load.
In this single-stage approach, input current shaping and isolation are performed in a single step. Further, this single stage is implemented with only one controlled semiconductor switch. These single-stage single-switch circuits integrate a step-up inductor and an energy storage capacitor. When the single switch is switched on, the electric current flow through the inductor to a first transformer coil for providing energy to a secondary coil of a DC voltage transformer and storing energy in the inductor. When the switch is switched off, the energy stored in the inductor is delivered to the energy storage capacitor.
The voltage on the bus or boost capacitor varies with the inputted AC power. Therefore, if the AC power is a wide-range AC input and the load has wide variations, then the voltage on the capacitor will vary enormously depending on the design thereof. In order to endure high voltage and have a sufficient capacitance for decreasing the variation in the output voltage, a capacitor with higher capacitance and higher voltage rating is required. However, this type of capacitor is very expensive and bulky. Because of this problem, currently used single-stage single-switch PFC circuits generally suffer from excessive voltage stress on their energy storage capacitor which limits their use and drives up cost.
One approach to this problem includes the addition of a “feedback” winding to reduce the voltage stress as described in, “Single Stage, Single Switch Input Current Shaping Technique with Reduced Switching Loss” by Laszlo Huber and Milan Jovanovic, IEEE Volume 15, No.4, July 2000. With this feedback winding approach, two additional primary windings are employed to keep the voltage of the energy-storage capacitor below a desired level in the entire line and load ranges (e.g., 400 V at the universal line range of 90-264 Vrms). However, this feedback approach has shortcomings which leads to increased cost and increased complexity of the converter.
SUMMARY OF THE INVENTION
The present invention achieves technical advantages as method and apparatus for reducing the voltage stress in a single-stage single-switch (SSSS) converter by modulating the predetermined operating frequency of the converter lower responsive to increasing voltage stress. A control circuit and associated cooperable frequency setting capacitance (CT) and resistance (RT) are coupled to the primary circuit and the secondary circuit of the SSSS converter via a switch. A frequency foldback device is coupled to CT or RT and cooperable therewith to lower bus voltage stress by modulating the frequency of the switch. The operating frequency is modulated (i.e. reduced) from the predetermined operating frequency upon detection of voltage threshold transition.


REFERENCES:
patent: 5498995 (1996-03-01), Szepesi et al.
patent: 5710697 (1998-01-01), Cook et al.
Qiao, “A Topology Survey of Single-Stage Power Factor Corrector with a Boost Type Input-Current Shaper”, 2000 IEEE, pp. 1-8, no date.
Jovacovic, “Reduction Of Voltage Stress In Integrated High-Quality Recitifier-Regulators By Variable-Frequency Control”, 1994 IEEE, pp. 569-575, no date.
Laszlo Huber and Milo M. Jovanovic, “Single-Stage Single-Switch Input-Current-Spacing Technique with Reduced Switching Loss,” IEEE Transactions on Power Electronics, Jul. 2000, pp. 681-687, vol. 15, No. 4.

Affiliated with

Also associated with

Rating

Method to reduce bus voltage stress in a single-stage single... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method to reduce bus voltage stress in a single-stage single..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to reduce bus voltage stress in a single-stage single... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3200445