Electrical computers and digital processing systems: multicomput – Computer-to-computer protocol implementing – Computer-to-computer data transfer regulating
Reexamination Certificate
2011-08-23
2011-08-23
Follansbee, John (Department: 2451)
Electrical computers and digital processing systems: multicomput
Computer-to-computer protocol implementing
Computer-to-computer data transfer regulating
C709S226000, C709S229000, C709S234000, C718S102000, C370S229000, C370S230000, C370S235000, C370S238000, C370S252000, C370S392000, C370S401000
Reexamination Certificate
active
08005978
ABSTRACT:
A technique for optimally balancing the load between a series of coprocessors that takes into consideration the load associated with each coprocessor. A cost associated with a packet is determined. This cost along with the coprocessor's current load is used to determine an anticipated load. The anticipated load is used to select a coprocessor that is to process the packet. In one embodiment, the coprocessor with the minimal anticipated load is selected. In another embodiment, an output port associated with the packet is checked to determine if it is congested. If so, a coprocessor other than the coprocessor with the minimum load is selected.
REFERENCES:
patent: 5325493 (1994-06-01), Herrell et al.
patent: 5479407 (1995-12-01), Ko et al.
patent: 5485559 (1996-01-01), Sakaibara et al.
patent: 5495426 (1996-02-01), Waclawsky et al.
patent: 5613069 (1997-03-01), Walker
patent: 5644720 (1997-07-01), Boll et al.
patent: 5774660 (1998-06-01), Brendel et al.
patent: 5774668 (1998-06-01), Choquier et al.
patent: 5781199 (1998-07-01), Oniki et al.
patent: 5819045 (1998-10-01), Raman et al.
patent: 5999565 (1999-12-01), Locklear, Jr. et al.
patent: 6032194 (2000-02-01), Gai et al.
patent: 6065046 (2000-05-01), Feinberg et al.
patent: 6065062 (2000-05-01), Periasamy et al.
patent: 6111877 (2000-08-01), Wilford et al.
patent: 6115390 (2000-09-01), Chuah
patent: 6157955 (2000-12-01), Narad et al.
patent: 6178160 (2001-01-01), Bolton et al.
patent: 6223205 (2001-04-01), Harchol-Balter et al.
patent: 6252878 (2001-06-01), Locklear, Jr. et al.
patent: 6317775 (2001-11-01), Colie et al.
patent: 6370560 (2002-04-01), Robertazzi et al.
patent: 6388995 (2002-05-01), Gai et al.
patent: 6400681 (2002-06-01), Bertin et al.
patent: 6570571 (2003-05-01), Morozumi
patent: 6587866 (2003-07-01), Modi et al.
patent: 6591298 (2003-07-01), Spicer et al.
patent: 6614808 (2003-09-01), Gopalakrishna
patent: 6650643 (2003-11-01), Dobson
patent: 6748437 (2004-06-01), Mankude et al.
patent: 6986139 (2006-01-01), Kubo
patent: 7012921 (2006-03-01), Dobson
patent: 7024671 (2006-04-01), Yamashita
patent: 7092985 (2006-08-01), Hubbard
patent: 7127716 (2006-10-01), Jin et al.
patent: 2005/0005272 (2005-01-01), Moody et al.
Duffie, III John B.
Shah Jay S.
Sinclair Bruce E.
Cesari and McKenna LLP
Cisco Technology Inc.
Daftuar Saket K.
Follansbee John
LandOfFree
Method to optimize the load balancing of parallel coprocessors does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to optimize the load balancing of parallel coprocessors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to optimize the load balancing of parallel coprocessors will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2758353