Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2011-08-09
2011-08-09
Phan, Man (Department: 2475)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S235000, C370S352000, C370S389000, C709S232000
Reexamination Certificate
active
07995599
ABSTRACT:
A method to provide reliability, power management and load balancing support for multicore systems based on Networks-on-Chip (NoCs) and to efficiently implement architectural support for this method by introducing complex packet handling mechanisms is achieved by modifying the basic network interfaces attached to the cores of multicore computation systems. It also proposes policies to leverage the proposed hardware extensions. This aim is achieved with a method to manage the load of peripheral elements within a multicore system comprising several processing units accessing peripheral elements through a NoC, each processing unit and peripheral element attached to a Network Interface in charge of formatting and driving the packets sent to or received from the NoC, wherein, while considering at least two peripheral elements having a similar function, the Network Interface dedicated to a first peripheral element reroutes the incoming packets to a second Network Interface dedicated to a second peripheral element.
REFERENCES:
patent: 7013354 (2006-03-01), Beck et al.
patent: 7036042 (2006-04-01), Nguyen
patent: 7564865 (2009-07-01), Radulescu
patent: 7792030 (2010-09-01), Mangano et al.
patent: 7813363 (2010-10-01), Lee et al.
patent: 2007/0115939 (2007-05-01), Lee et al.
patent: 2008/0126569 (2008-05-01), Rhim et al.
patent: 2008/0186998 (2008-08-01), Rijpkema
patent: 2008/0205432 (2008-08-01), Gangwal
patent: 2008/0215786 (2008-09-01), Goossens et al.
patent: 2008/0320161 (2008-12-01), Maruccia et al.
patent: 2009/0122703 (2009-05-01), Gangwal et al.
patent: 2009/0147783 (2009-06-01), Maruccia et al.
patent: 2009/0300292 (2009-12-01), Fang et al.
patent: 2008/038235 (2008-04-01), None
International Search Report issued in PCT/1B2007/053909, dated Apr. 7, 2008.
Angiolini, F., et al. “Networks on Chips: A Synthesis Perspective”, XP002473818, Jul. 22, 2006, pp. 745-752.
Angiolini, F., et al. “Reliability Support for On-Chip Memories Using Networks-on-Chip”, ICCD Proceedings 2006, XP002473819, Oct. 4, 2006, pp. 296-306.
Pande, P., et al., “High-Throughput Switch-Based Interconnect for Future SoCs” Proceedings of the IEEE International Workshop on System-On-Chip for Real-Time Applications, IEEE, XP002320368, Jul. 2003, pp. 304-310.
Alonso David Atienza
Angiolini Federico
De Micheli Giovanni
DLA Piper (LLP) US
Ecole Polytechnique Federale de Lausanne (EPFL)
Phan Man
LandOfFree
Method to manage the load of peripheral elements within a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to manage the load of peripheral elements within a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to manage the load of peripheral elements within a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2707373