Method to implement hysteresis in a MOSFET differential pair...

Details Method to implement hysteresis in a MOSFET differential pair... Method to implement hysteresis in a MOSFET differential pair...

2007-06-26

2007-06-26

Wells, Kenneth B. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Particular stable state circuit

C327S206000

Reexamination Certificate

active

10881611

ABSTRACT:
A simplified comparator circuit (10) having hysteresis and lower power requirements for its implementation. The circuit (10) includes 2 minimum-sized MOSFETs (MN4, MN5) providing feedback from the circuit output to an input device (MN1) body to produce hystereis, requiring very little power. This invention is suitable for applications not requiring a precisely set hysteresis magnitude.

REFERENCES:
patent: 6064262 (2000-05-01), Wang
patent: 6140877 (2000-10-01), Forbes
patent: 6362687 (2002-03-01), Cox
patent: 6580326 (2003-06-01), Bach et al.
patent: 6614301 (2003-09-01), Casper et al.
patent: 6873209 (2005-03-01), Takata et al.
patent: 6911858 (2005-06-01), Mori

Affiliated with

Also associated with

Rating

Method to implement hysteresis in a MOSFET differential pair... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method to implement hysteresis in a MOSFET differential pair..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to implement hysteresis in a MOSFET differential pair... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3876502