Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Grooved and refilled with deposited dielectric material
Patent
1999-09-09
2000-08-15
Fourson, George
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Grooved and refilled with deposited dielectric material
438429, H01L 21761
Patent
active
061035947
ABSTRACT:
A method of forming shallow trench isolations is achieved. STI structures so formed do not exhibit isolation oxide thinning due to dishing and erosion problems during the oxide CMP process. A silicon substrate is provided. A first dielectric layer is formed overlying the silicon substrate. A silicon nitride layer is deposited. The silicon nitride layer, the first dielectric layer, and the silicon substrate are etched to form trenches for planned shallow trench isolations. A second dielectric layer is deposited overlying the silicon nitride layer and the trenches. The second dielectric layer is etched to form sidewall spacers inside the trenches. A silicon layer is selectively grown overlying the silicon substrate only where the silicon substrate is exposed in the trenches, and wherein the step of growing is stopped before the silicon layer exceeds the top surface of the silicon nitride layer. A third dielectric layer is deposited overlying the silicon nitride layer, the sidewall spacers, and the silicon layer. The third dielectric layer is polished down to the top surface of the silicon nitride layer to complete the shallow trench isolations where the silicon nitride layer acts as a polishing stop, and the integrated circuit device is completed.
REFERENCES:
patent: 4942137 (1990-07-01), Sivan et al.
patent: 5087586 (1992-02-01), Chan et al.
patent: 5223736 (1993-06-01), Rodder
patent: 5236863 (1993-08-01), Iranmanesh
patent: 5384280 (1995-01-01), Aoki et al.
patent: 5424240 (1995-06-01), Han
patent: 5436190 (1995-07-01), Yang et al.
patent: 5681776 (1997-10-01), Hebert et al.
patent: 5731221 (1998-03-01), Kwon
Chan Lap
See Alex
Chartered Semiconductor Manufacturing Ltd.
Fourson George
Garcia Joannie A.
Pike Rosemary L. S.
Saile George O.
LandOfFree
Method to form shallow trench isolations does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to form shallow trench isolations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to form shallow trench isolations will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2006231