Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Reexamination Certificate
2005-07-12
2005-07-12
Blum, David S. (Department: 2813)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including dielectric isolation means
Reexamination Certificate
active
06917093
ABSTRACT:
A trench structure in a wafer of semiconductor material and the method of forming the trench structure are described. The trench structure is formed on a semiconductor wafer that has a top surface of slow oxidization rate—slower than that of other major crystallographic planes of the semiconductor material. The trench is etched into the semiconductor wafer. The trench has substantially vertical trench-sidewalls near the top surface, the vertical trench-sidewalls near the top surface containing crystallographic plane that oxidizes at a rate comparable to that of the top surface. An insulating layer is grown on the top surface and on the trench-sidewalls and on corners where sidewall surfaces approach the top surface, the insulating layer at the corners being substantially thicker than at the sidewall adjacent to the corners. The difference in the oxide thickness is due to the faster oxidizing planes exposed at the corners. Finally, the trench is filled with a dielectric material.
REFERENCES:
patent: 4986879 (1991-01-01), Lee
patent: 5248350 (1993-09-01), Lee
patent: 5393692 (1995-02-01), Wu
patent: 5565690 (1996-10-01), Theodore et al.
patent: 5637529 (1997-06-01), Jang et al.
patent: 5658822 (1997-08-01), Wu et al.
patent: 5849626 (1998-12-01), Song
patent: 5885883 (1999-03-01), Park et al.
patent: 5910018 (1999-06-01), Jang
patent: 5920787 (1999-07-01), Haskell et al.
patent: 5940719 (1999-08-01), Jang et al.
patent: 6020230 (2000-02-01), Wu
patent: 6027985 (2000-02-01), Jang et al.
patent: 6074932 (2000-06-01), Wu
patent: 6150234 (2000-11-01), Olsen
patent: 6284625 (2001-09-01), Ishitsuka et al.
patent: 6426251 (2002-07-01), Bronner et al.
patent: 6482715 (2002-11-01), Park et al.
patent: 6482718 (2002-11-01), Shiozawa
patent: 6566207 (2003-05-01), Park
patent: 6566273 (2003-05-01), Kudelka
patent: 6649488 (2003-11-01), Lee et al.
patent: 6649489 (2003-11-01), Chang et al.
patent: 6653200 (2003-11-01), Olsen
patent: 6707132 (2004-03-01), Banerjee et al.
patent: 2001/0038113 (2001-11-01), Bronner et al.
patent: 2002/0063292 (2002-05-01), Armstrong et al.
patent: 2003/0003759 (2003-01-01), Kudelka
“Silicon Processing for the VLSI Era,” Stanley Wolf, vol. 4: Deep-Submicron Process Technology, 2002, p. 446-452.
“Choices & Challenges for Shallow Trench Isolation” Laura Peters, Semiconductor International, Apr., 1999, p. 69-76.
“Novel Corner Rounding Process for Shallow Trench Isolation utilizing MSTS (Micro-Structure Transformation of Silicon)” Matsuda et al, IEEE 1998, p. 137-140.
Chen Zhihao
Holt Jon
Kirkpatrick Brian K.
Mehigan Jason D.
Mehrad Freidoon
Blum David S.
Brady III Wade James
Texas Instruments Incorporated
Tung Yingsheng
LandOfFree
Method to form shallow trench isolation with rounded upper... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to form shallow trench isolation with rounded upper..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to form shallow trench isolation with rounded upper... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3367832