Method to form a capacitor having multiple pillars for advanced

Details Method to form a capacitor having multiple pillars for advanced Method to form a capacitor having multiple pillars for advanced

1996-01-11

1997-07-22

Tsai, H. Jey

Fishing, trapping, and vermin destroying

437 60, 437919, H01L 2170, H01L 2700

Patent

active

056503512

ABSTRACT:
A method of fabricating a capacitor having multiple pillars is presented. The invention uses an oxidized hemispherical grain silicon (HSG-Si) layer as a masking layer, in a series of masking steps, to form pillarets on a storage electrode. The method begins by forming a storage electrode having a connection to an active area on the substrate. Next, a cap insulation layer and a cap polysilicon layer are formed over the storage electrode. The cap polysilicon layer has grains and has grain boundaries between the grains. The cap polysilicon layer is oxidized thus forming a thicker oxide layer at the grain boundaries. The oxide layer is dry etched exposing the cap polysilicon layer and leaves a grain boundary oxide covering the grain boundaries. Next, the exposed cap polysilicon layer is etched using the grain boundary oxide as a mask forming a plurality of cap polysilicon layer pillarets. The grain boundary oxide is then removed. Then the cap insulation layer is etched using the cap polysilicon layer pillarets as a mask forming cap oxide pillarets. The cap polysilicon layer pillarets are then removed. The storage electrode node is dry etched using the cap oxide pillarets as a mask forming storage electrode pillarets. The cap oxide pillarets are removed. A capacitor dielectric layer and top plate electrode are formed over the storage electrode pillarets and the storage electrode to complete the capacitor.

REFERENCES:
patent: 5164881 (1992-11-01), Ahn
patent: 5204280 (1993-04-01), Dhong et al.
patent: 5227322 (1993-07-01), Ko et al.
patent: 5254503 (1993-10-01), Kenney
patent: 5256587 (1993-10-01), Jun et al.
patent: 5302540 (1994-04-01), Ko et al.
patent: 5304828 (1994-04-01), Kim et al.
patent: 5338700 (1994-08-01), Dennison et al.
patent: 5342800 (1994-08-01), Jun
patent: 5358888 (1994-10-01), Ahn et al.
"A Capacitor-Over-Bit-Line (COB) Cell with A Hemispherical Storage Node For 64MB DRAMS" IEDM Tech Dig Dec. 1990 pp. 655-658, M. Sakao et al.
H. Watanabe et al. "A New Cylindrical Capacitor Using Hemispherical Grained Silicon (HSGSi) For 256 Mb DRAMS" IEDM Tech Dig. Dec. '92 pp. 259-262.
Sanggi Yu et al. "The Honeycomb-Shape Capacitor Structure for ULSI DRAM" IEEE Electron Dev. Letters, vol. 14, No. 8 Aug. 1993 pp. 369-371.
S.L.Wu et al "Tunnel Oxide Prepared By Thermal Oxidation of Thin Polysilicon Film On Silicon (TOPS)" IEEE Electron Device Letters, vol. 14, pp. 379-381, 1993.
Y.K. Jun et al, "The Fabrication & Electrical Properties of Modulated Stacked Capacitor for Advanced DRAM Applications" IEEE Electron Dev. Letters vol. 13, No. 8, Aug. 1992, pp. 430-432.

Affiliated with

Also associated with

Rating

Method to form a capacitor having multiple pillars for advanced does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method to form a capacitor having multiple pillars for advanced , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to form a capacitor having multiple pillars for advanced will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1559723