Fishing – trapping – and vermin destroying
Patent
1994-07-05
1995-11-07
Chaudhuri, Olik
Fishing, trapping, and vermin destroying
437 45, 437192, 437200, H01L 21265, H01L 2144, H01L 2148
Patent
active
054647827
ABSTRACT:
A method for fabricating MOSFET devices with shallow source and drain diffusions, and high yielding self aligned refractory metal silicides was accomplished. This method involves forming a source and drain polysilicon diffusion layer, opening an hole in the polysilicon for the gate region, and fabricating oxide sidewalls in the hole to isolate the source and drain from a polysilicon gate. A polysilicon gate is than formed with a shape that will not allow the sides of this gate to experience subsequent metal deposition. A low temperature silicidation process than results in an absence of source and drain to gate polysilicon shorting or bridging, due to this unique gate polysilicon shape.
REFERENCES:
patent: 4330931 (1982-05-01), Lin
patent: 4419810 (1983-12-01), Riseman
patent: 4746377 (1988-05-01), Kobayashi et al.
patent: 4978629 (1990-12-01), Komori et al.
patent: 4992388 (1991-02-01), Pfiester
patent: 5089432 (1992-02-01), Yoo
patent: 5175118 (1992-12-01), Yoneda
patent: 5196357 (1993-03-01), Boardman et al.
patent: 5231038 (1993-07-01), Yamaguchi et al.
patent: 5270232 (1993-12-01), Kimura et al.
patent: 5270256 (1993-12-01), Bost et al.
patent: 5330923 (1994-07-01), Kusunoki et al.
Chaudhuri Olik
Dutton Brian K.
Industrial Technology Research Institute
Saile George O.
LandOfFree
Method to ensure isolation between source-drain and gate electro does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to ensure isolation between source-drain and gate electro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to ensure isolation between source-drain and gate electro will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-196958