Semiconductor device manufacturing: process – With measuring or testing
Reexamination Certificate
2001-09-20
2003-03-11
Coleman, William David (Department: 2823)
Semiconductor device manufacturing: process
With measuring or testing
C430S394000, C073S019030
Reexamination Certificate
active
06531326
ABSTRACT:
BACKGROUND OF THE INVENTION
(1) Field of the Invention
The present invention relates to the fabrication of integrated circuit devices, and more particularly, to a method of preventing oxide peeling by calibrating the wafer transfer using an inspection control wafer after plasma etching in the fabrication of integrated circuit devices.
(2) Description of the Prior Art
During spin-on-glass etchback, the wafer is held at its edge by a clamp. The etching back of the spin-on-glass material produces a polymer which builds up under the edge of the clamp on the wafer surface. This polymer cannot be removed by the conventional plasma treatment. An oxide layer deposited over the wafer after spin-on-glass etchback will cover the polymer buildup. During the subsequent vacuum bake step, this high temperature treatment will cause the polymer buildup to inflate which will cause peeling away of the overlying oxide layer. Additionally, the peeled oxide will contaminate the production tools and the wafer.
U.S. Pat. No. 5,783,482 to S. L. Lee et al, issued on Jul. 21, 1998 discloses a method in which oxide peeling at the edge of a wafer is avoided by removing polymer contaminants from the edge of the wafer. This is achieved by adjusting the via edge exclusion zone of the photoresist mask so that the polymer is exposed and can be removed by the photoresist strip after etching. However, if the wafer transfer system causes the wafer to be shifted at the spin-on-glass etchback step or if the edge exclusion zone is shifted at the via photolithography step, the oxide layer above the persistent polymer cannot be removed by the photoresist strip step and oxide peeling will occur.
SUMMARY OF THE INVENTION
Accordingly, it is a primary object of the invention to provide a reliable and very manufacturable method for preventing oxide peeling at the edge of a wafer.
A further object of the invention is to provide a process for calibrating the wafer transfer system in order to prevent oxide peeling at the edge of a wafer.
Another object is to provide a process in which oxide peeling at the edge of a wafer is avoided by calibrating the wafer transfer system using an inspection control wafer after plasma etching.
Yet another object of the invention is to provide a process to avoid tool and wafer contamination by oxide flaking by assuring that the edge exclusion zone has not shifted at the via photolithography step.
Yet another object is to provide a process in which oxide peeling at the edge of a wafer is avoided by assuring that the wafer transfer system has not shifted at the SOG etchback step and that the edge exclusion zone has not shifted at the via photolithography step.
In accordance with the objects of the invention, a method for calibrating the wafer transfer system by using an inspection control wafer after plasma etching is achieved. An inspection control wafer is provided comprising a polysilicon layer overlying an oxide layer on the surface of a semiconductor substrate wherein the polysilicon layer does not cover the oxide layer for a first distance from the edge of the wafer. The inspection control wafer is entered into the wafer transfer system wherein the wafer is transferred to a spin-on-glass etchback chamber wherein the wafer is held by clamps which extend a second distance from the edge of the wafer and wherein there is designed an overlap difference between the first and second distances. The wafer is subjected to a spin-on-glass etchback step and then inspected for damage to the oxide layer. Oxide layer damage occurs if the second distance is less than the first distance by more than the overlap difference. Oxide layer damage indicates the need to recalibrate the wafer transfer system.
REFERENCES:
patent: 4538344 (1985-09-01), Okumura et al.
patent: 4654115 (1987-03-01), Egitto et al.
patent: 5534110 (1996-07-01), Lenz et al.
patent: 5783482 (1998-07-01), Lee et al.
patent: 5824457 (1998-10-01), Liu et al.
patent: 5858882 (1999-01-01), Chang et al.
patent: 6062084 (2000-05-01), Chang et al.
patent: 6094965 (2000-08-01), Hubbard et al.
patent: 6214441 (2001-04-01), Liu et al.
Chen Ching-Ming
Fan Yuh-Da
Kuo Pao-Ling
Ackerman Stephen B.
Coleman William David
Pike Rosemary L. S.
Saile George O.
Taiwan Semiconductor Manufacturing Company
LandOfFree
Method to calibrate the wafer transfer for oxide etcher... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to calibrate the wafer transfer for oxide etcher..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to calibrate the wafer transfer for oxide etcher... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3050393