Method to build a wirebond probe card in a many at a time...

Details Method to build a wirebond probe card in a many at a time... Method to build a wirebond probe card in a many at a time...

2004-08-19

2008-12-02

Fourson, George (Department: 2823)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

By pressure alone

C257SE23014, C257SE23019, C257SE23022, C257SE23078

Reexamination Certificate

active

07459795

ABSTRACT:
Resilient spring contacts for use in wafer test probing are provided that can be manufactured with a very fine pitch spacing and precisely located on a support substrate. The resilient contact structures are adapted for wire bonding to an electrical circuit on a space transformer substrate. The support substrates with attached spring contacts can be manufactured together in large numbers and diced up and tested before attachment to a space transformer substrate to improve yield. The resilient spring contacts are manufactured using photolithographic techniques to form the contacts on a release layer, before the spring contacts are epoxied to the support substrate and the release layer removed. The support substrate can be transparent to allow alignment of the contacts and testing of optical components beneath. The support substrate can include a ground plane provided beneath the spring contacts for improved impedance matching.

REFERENCES:
patent: 5476211 (1995-12-01), Khandros
patent: 5848685 (1998-12-01), Smith et al.
patent: 5852871 (1998-12-01), Khandros
patent: 5944537 (1999-08-01), Smith et al.
patent: 5974662 (1999-11-01), Eldridge et al.
patent: 6023103 (2000-02-01), Chang et al.
patent: 6049976 (2000-04-01), Khandros
patent: 6215196 (2001-04-01), Eldridge et al.
patent: 6432747 (2002-08-01), Everett
patent: 6482013 (2002-11-01), Eldridge et al.
patent: 6675474 (2004-01-01), Mitani et al.
patent: 6777319 (2004-08-01), Grube et al.
patent: 6818840 (2004-11-01), Khandros
patent: 6838893 (2005-01-01), Khandros et al.
patent: 7047638 (2006-05-01), Eldridge et al.
patent: 7061257 (2006-06-01), Khandros et al.
patent: 7064566 (2006-06-01), Khandros et al.
patent: 2001/0021483 (2001-09-01), Mathieu et al.
patent: 2001/0054905 (2001-12-01), Khandros et al.
patent: 2003/0099097 (2003-05-01), Mok et al.
patent: 2006/0191136 (2006-08-01), Eldridge et al.
patent: 2006/0279300 (2006-12-01), Khandros et al.
patent: 62-165944 (1987-07-01), None
U.S. Appl. No. 11/858,057, filed Sep. 19, 2007, Kim.

Affiliated with

Also associated with

Rating

Method to build a wirebond probe card in a many at a time... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method to build a wirebond probe card in a many at a time..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to build a wirebond probe card in a many at a time... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4038011