Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Logic design processing
Reexamination Certificate
2009-03-25
2011-10-18
Memula, Suresh (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Logic design processing
C716S108000, C716S132000
Reexamination Certificate
active
08042075
ABSTRACT:
Methods, systems and computer products are provided for reducing the design size of an integrated circuit while preserving the behavior of the design with respect to verification results. A multiplexer is inserted at the gate being analyzed, and the multiplexer selector is controlled to provide a predetermined output for one frame at the point being analyzed. It is then determined whether the circuit remains equivalent during application of the predetermined output in order to decide whether the gate being analyzed is a candidate for replacement.
REFERENCES:
patent: 6223141 (2001-04-01), Ashar
patent: 7689955 (2010-03-01), van Antwerpen et al.
patent: 2005/0166114 (2005-07-01), Buckley
patent: 2006/0173666 (2006-08-01), Jain
patent: 2006/0190869 (2006-08-01), Baumgartner
patent: 2007/0220461 (2007-09-01), Baumgartner et al.
patent: 2008/0235637 (2008-09-01), Baumgartner et al.
patent: 2008/0312881 (2008-12-01), Kanazawa et al.
patent: 2009/0138837 (2009-05-01), Baumgartner et al.
patent: 2009/0234620 (2009-09-01), Kanazawa
patent: 2009/0300559 (2009-12-01), Baumgartner et al.
patent: 2009/0300563 (2009-12-01), Moon
patent: 2009/0300564 (2009-12-01), Kanazawa
patent: 2010/0102825 (2010-04-01), Bushnell et al.
patent: 2010/0107132 (2010-04-01), Bjesse
patent: 2010/0199241 (2010-08-01), Baumgartner et al.
patent: 2010/0229132 (2010-09-01), Gu et al.
Michael L. Case et al., “Merging Nodes Under Sequential Observability” Annual ACM IEEE Design Automation Conference archive Proceedings of the 45th annual conference on Design automation table of contents Anaheim, California, Published 2008.
Baumgartner Jason R.
Kanzelman Robert L.
Mony Hari
Paruthi Viresh
Brevetto Law Group
International Business Machines - Corporation
Memula Suresh
LandOfFree
Method, system and application for sequential cofactor-based... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method, system and application for sequential cofactor-based..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method, system and application for sequential cofactor-based... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4277092