Patent
1996-05-24
1999-01-19
Lall, Parshotam S.
395676, 395678, 395680, 395682, 395568, 395569, 395734, 395739, 39520061, 39520068, G06F 940, G06F 946
Patent
active
058623400
ABSTRACT:
A testing apparatus designed to check the completion of a command issued earlier in a multiprocessing system having a plurality of nodes. During an initialization phase, each command has been identified by a handle and a record containing the task to be performed asynchronously had been established. When a request for checking the completion of a command is issued, the pre-established record is simply checked for location of last task executed and completed. If the last or most current task is not the last task before the completion of the total command, the user application can choose to either continue the operation of command processing or permanently or temporarily abandon it.
REFERENCES:
patent: 4489379 (1984-12-01), Lanier et al.
patent: 4665520 (1987-05-01), Strom et al.
patent: 4849964 (1989-07-01), Van Baardewijk
patent: 5060150 (1991-10-01), Simor
patent: 5109485 (1992-04-01), Seymour
patent: 5179669 (1993-01-01), Peters
patent: 5191578 (1993-03-01), Lee
patent: 5197137 (1993-03-01), Kumar et al.
patent: 5218680 (1993-06-01), Farrell et al.
patent: 5249274 (1993-09-01), Sztipanovits et al.
patent: 5278977 (1994-01-01), Spencer et al.
patent: 5287473 (1994-02-01), Mohan et al.
patent: 5301320 (1994-04-01), McAtee et al.
patent: 5319639 (1994-06-01), Guha
patent: 5321813 (1994-06-01), McMillen et al.
patent: 5404515 (1995-04-01), Classe et al.
patent: 5412784 (1995-05-01), Rechtschaffen et al.
patent: 5434972 (1995-07-01), Hamlin
patent: 5446901 (1995-08-01), Owicki et al.
patent: 5471614 (1995-11-01), Kakimoto
patent: 5493668 (1996-02-01), Elko et al.
patent: 5495474 (1996-02-01), Olnowich et al.
patent: 5634127 (1997-05-01), Cloud et al.
patent: 5649112 (1997-07-01), Yeager et al.
patent: 5701482 (1997-12-01), Harrison et al.
patent: 5745781 (1998-04-01), Ekanadham et al.
E. Ammann, IBM Technical Disclosure Bulletin, "Parallel Data Transfer Operations", vol. 34, No. 10B, pp. 245-246, Mar., 1992.
Ekanadham et al., IBM Technical Disclosure Bulletin,"Metaparallelism"vol. 36, No. 07, pp. 523-527; Jul., 1993.
Patel et al., IBM Technical Disclosure Bulletin, The Helix Switch: Single Chip Asynchronous Transfer Mode Switch Architecture, vol. 38, No. 12, pp. 17-18, Dec. , 1995.
Barot Bharate
Goldman Bernard M.
International Business Machines - Corporation
Lall Parshotam S.
Neff Lily
LandOfFree
Method operating in each node of a computer system providing and does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method operating in each node of a computer system providing and, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method operating in each node of a computer system providing and will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1254181