Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Reexamination Certificate
1995-05-08
2003-03-11
Lee, Eddie (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
C257S734000, C257S758000, C257S759000, C257S760000, C257S773000
Reexamination Certificate
active
06531783
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates generally to semiconductor integrated circuits, and more specifically to a method of protecting underlying dielectric and metal layers during wet etch by depositing silicon nitride layers.
2. Description of the Prior Art
In semiconductor integrated circuits, formation of interconnect layers is important to the proper operation of these devices. Interconnect signal lines make contact to lower conductive layers of the integrated circuit through vias in an insulating layer. For best operation of the device, the lower conductive layers should not be damaged during formation of the contact via.
Various interlevel dielectric layers are deposited on the integrated circuit during formation of the device. These layers separate the conductive layers from each other. One way to form contact vias through these insulating layers is by a process which utilizes both an isotropic wet etch and an anisotropic plasma etch. A wet etch is performed by exposing the integrated circuit to liquid chemicals, such as hydrogen fluoride. After a via has been opened part way through the insulating layer, an anisotropic etch is performed to expose the underlying conductive layer.
During a wet etch, undesirable voids, defects or stressed regions in a dielectric layer allow the chemicals to travel through the dielectric layers to the underlying conductive layers. This causes some of the conductive material to be etched away, leaving spots where conductive material in a conductive layer is missing. An integrated circuit with missing conductive material is unreliable, and possibly non-functional.
An approach presently used to minimize the possibility of conductive material being etched away is to reduce the period of time allocated for wet etching. This minimizes the likelihood that the underlying conductor will be damaged. However, decreasing the wet etch time also decreases the metal step coverage improvement realized by using a partial wet etch.
The problems caused during a wet etch by chemicals etching material not intended to be removed is not limited to conductive interconnect layers. Mouse bites in die boundaries and holes in bond pads are also attributed to the attack of metal during the formation of vias by wet etching.
It would be desirable to provide a technique to incorporate a layer of material in the interlevel dielectric layers which would act as a wet etch stop during via formation.
SUMMARY OF THE INVENTION
It is therefore an object of the present invention to provide a method for forming a contact via without damaging underlying conductive layers.
It is another object of the present invention to protect underlying conductive layers from damage caused by wet etching of interlevel dielectric layers.
It is a further object of the present invention to provide such a method and structure which is compatible with standard process flows, and which adds minimal additional complexity to the fabrication of a typical integrated circuit.
Therefore, according to the present invention, a method of via formation for multilevel interconnect integrated circuits includes the depositing of a conformal layer of silicon nitride over the device before depositing the topmost layer of an interlevel oxide insulating layer. During the formation of contact vias through the combined oxide and nitride layers, a wet etch is performed. The nitride layer isolates the underlying dielectric and conductive layers from chemicals used in the wet etch, thereby maintaining the integrity of those underlying conductive and dielectric layers even if defects exist in the oxide layer.
REFERENCES:
patent: 4372034 (1983-02-01), Bohr
patent: 4466172 (1984-08-01), Batra
patent: 4686000 (1987-08-01), Heath
patent: 4775550 (1988-10-01), Chu et al.
patent: 4832789 (1989-05-01), Cochran et al.
patent: 5063176 (1991-11-01), Lee et al.
patent: 5200808 (1993-04-01), Koyama et al.
patent: 5319246 (1994-06-01), Nagamine et al.
patent: 0200525 (1986-11-01), None
patent: 1-45120 (1989-02-01), None
patent: 3-32026 (1991-02-01), None
Jorgenson Lisa K.
Lee Eddie
Munck William A.
STMicroelectronics Inc.
Warren Matthew E.
LandOfFree
Method of via formation for multilevel interconnect... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of via formation for multilevel interconnect..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of via formation for multilevel interconnect... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3018841