Method of verifying integrated circuit operation by comparing st

Details Method of verifying integrated circuit operation by comparing st Method of verifying integrated circuit operation by comparing st

1995-11-02

1998-12-22

Jankus, Almis R.

Computer graphics processing and selective visual display system

Computer graphics processing

Graph generating

G06T 1100

Patent

active

058524452

ABSTRACT:
A method of verifying integrated circuit operation compares stored data structures which correspond to integrated circuit logic cells. Simulated graph data for a plurality of different types of logic cells are first determined by varying a plurality of factors including: the delay time of a logic cell after a signal is inputted until a signal is outputted, load capacity, and transient time of the inputted signal. The acquired graph data for each of the logic cells is then processed into data having a common origin at a common value and stored into a cell library. The processed graph data is then extracted as general-use graph data by comparing the acquired graph data with one another. A selector selects graph data which corresponds to an object of calculation from the library and an arithmetic logic unit calculates delay time of an actual logic cell based upon the selected graph data.

REFERENCES:
patent: 5274568 (1993-12-01), Blinne et al.

Affiliated with

Also associated with

Rating

Method of verifying integrated circuit operation by comparing st does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of verifying integrated circuit operation by comparing st, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of verifying integrated circuit operation by comparing st will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2051403