Method of verification of a finite state sequential machine and

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

364489, 364578, G06F 1750

Patent

active

055946569

ABSTRACT:
The method of computing the reverse image of the transition function .DELTA.(.delta., .delta.') of a product finite state machine (PFSM): .DELTA..sup.-1 (E.sub.n-1) from the set of n-1 equivalent states comprises the steps of (a) constructing in a canonical way, from the BDD of the graph of the equivalence relation E.sub.n-1, the BDD of the graph of a total function from S into S, named cross-section and denoted C(E.sub.n-1), (b) constructing from the cross-section and vector .delta. a new vector .delta..sup.n-1 =C(E.sub.n-1)o .delta., and (c) computing the equivalent pairs of states with respect to the vector .delta..sup.n-1 to have the pairs of (.A-inverted.x.DELTA..sup.-1 (E.sub.n-1).

REFERENCES:
patent: 5331568 (1994-07-01), Pixley
patent: 5394347 (1995-02-01), Kita et al.
Cabodi et al., "Cross-Fertilizing FSM Verification Techniques and Sequential Diagnosis," IEEE, 1992, pp. 306-311.
Langevin et al., "An Extended OBDD Representation for Extended FSMS" IEEE, 1994, pp. 208-213.
Ghosh, "Verification of Interacting Sequential Circuits," IEEE, 1990, pp. 213-219.
Aelten et al., "Verification of Relations between Synchronous Machines," IEEE, 1993, pp. 1947-1959.
Coudert et al., "Formal Boolean Manipulation for the Verification of Sequential Machines," IEEE, 1990, pp. 57-61.
IEE International Conference on Computer-Aided Design 11 Nov. 1990, Santa Clara US pp. 126-129 Coudert et al "A Unified Framework For The Formal Verification Of Sequential Circuits" p. 127, column 1, line 18; figures 1-2.
Proceedings 29th ACM/IEEE Design Automation Conference 8 Jun. 1992, Anaheim CA US, pp. 614-619 Cabodi et al "A New Model For Improving Symbolic Product Machine Traversal" the whole document.
WO-A-92 18944 (Siemens Aktiengesellschaft) 29 Oct. 1992, p. 11, line 34 - p. 15, line 18.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of verification of a finite state sequential machine and does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of verification of a finite state sequential machine and , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of verification of a finite state sequential machine and will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1393355

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.