Boots – shoes – and leggings
Patent
1988-12-12
1990-04-24
Zache, Raulfe B.
Boots, shoes, and leggings
3642283, 3642319, 364280, 364281, G06F 946, G06F 1516
Patent
active
049204874
ABSTRACT:
In a parallel processing computer system with multiple processing units and shared memory, a method is disclosed for uniformly balancing the aggregate computational load in, and utilizing a minimal memory by, a network having identical computations to be executed at each connection therein. Read-only and read-write memory are subdivided into a plurality of partitions, and the computational load is subdivided into a plurality of process sets, which function like artificial processing units. Said plurality of process sets is iteratively merged and reduced to the number of processing units without exceeding the balance load. Merger is based upon the value of a partition threshold, which is a measure of the memory utilization. The turnaround time and memory savings of the instant method are functions of the number of processing units available and the number of partitions into which memory is subdivided.
REFERENCES:
patent: 4400768 (1983-08-01), Tomlinson
patent: 4410944 (1983-10-01), Kronies
patent: 4468736 (1984-08-01), DeSantis et al.
patent: 4491932 (1985-01-01), Ruhman et al.
patent: 4495570 (1985-01-01), Kitajima et al.
patent: 4590555 (1985-05-01), Bourrez
patent: 4633387 (1985-12-01), Hartung et al.
"Design of a Neural Network Simulator on a Transputer Array", by Gary McIntire, James Villarreal, Paul Baffes, & Monica Rua presented at Space Operations-Automation and Robotics Workship 87, NASA/Johnson Space Center, Houston, TX, 8/5-7/87.
"Performance Tradeoffs in Static and Dynamic Load Balancing Strategies," by M. Ashraf Igbal, Joel G. Saltz and Shahid H. Bokhari, Institute for Computer Applications in Science and Engineering, NASA Langley Research Center, Hampton, Va. 23665, Mar. 1986.
Barr Hardie R.
Fein Edward K.
Manning John R.
The United States of America as represented by the Administrator
Zache Raulfe B.
LandOfFree
Method of up-front load balancing for local memory parallel proc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of up-front load balancing for local memory parallel proc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of up-front load balancing for local memory parallel proc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-38685