Method of translating n to n instructions employing an...

Data processing: software development – installation – and managem – Software program development tool – Testing or debugging

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C717S129000, C717S140000

Reexamination Certificate

active

07810073

ABSTRACT:
A method, article, and system for providing an effective implementation of assembler language translate-n-to-n instructions implemented on 21, 31, and 64-bit architectures, while maintaining backward compatibility with existing systems. The enhanced Extended-Translation Facility 2 (ETF2) instruction set introduces a new operand in an unused field (M3) that facilitates a change in the original instruction format and its intended function. With the ETF2-Enhancement Facility installed, a value of zeros in the M3field indicates that instruction operation is to continue as originally defined. When a nonzero value is coded in the M3field a new function is carried out. The assembler accommodates the changes by making the new M3field optional when coding the instructions. If the M3field is not coded, the assembler defaults to providing zeros in the M3field (as found in the original instruction format), and backward compatible operation is provided.

REFERENCES:
patent: 3707725 (1972-12-01), Dellheim
patent: 5317740 (1994-05-01), Sites
patent: 5437037 (1995-07-01), Furuichi
patent: 5713010 (1998-01-01), Buzbee et al.
patent: 5732273 (1998-03-01), Srivastava et al.
patent: 6071317 (2000-06-01), Nagel
patent: 6092175 (2000-07-01), Levy et al.
patent: 6106573 (2000-08-01), Mahalingaiah et al.
patent: 6131154 (2000-10-01), Kawasaki et al.
patent: 6173421 (2001-01-01), Weaver Johnson et al.
patent: 6308318 (2001-10-01), Krishnaswamy
patent: 6634019 (2003-10-01), Rice et al.
patent: 6993751 (2006-01-01), Bhansali et al.
patent: 7010784 (2006-03-01), Sentovich et al.
patent: 7080360 (2006-07-01), Bates et al.
patent: 7178135 (2007-02-01), Bates et al.
patent: 7257806 (2007-08-01), Chen et al.
patent: 7308458 (2007-12-01), Vincent, III
patent: 7320123 (2008-01-01), Govindarajapuram et al.
patent: 7363617 (2008-04-01), Barsness et al.
patent: 7383396 (2008-06-01), Wyman
patent: 7421681 (2008-09-01), DeWitt et al.
patent: 7516304 (2009-04-01), Ehrman et al.
patent: 7596745 (2009-09-01), Dignum et al.
patent: 7665015 (2010-02-01), Dignum et al.
patent: 2004/0003246 (2004-01-01), Hopkins et al.
patent: 2004/0015832 (2004-01-01), Stapp et al.
Benton et al, “Compiling functional types to relational specifications for low level imperative code”, ACM TLDI, pp. 3-14, 2009.
Dias et al, “Automatically generating instruction selectors using declarative machine descriptions”, ACM POPL, pp. 403-416, 2010.
Borin et al, “Software based transparent and comprehensive control flow error detection”, IEEE CGO, pp. 1-13, 2006.
Xekalakis et al, “Combining thread level speculation, helper threads and runhead execution”, ACM ICS, pp. 410-420, 2009.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of translating n to n instructions employing an... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of translating n to n instructions employing an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of translating n to n instructions employing an... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4208739

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.