Method of thermal balancing RF power transistor array

Details Method of thermal balancing RF power transistor array Method of thermal balancing RF power transistor array

1990-05-04

1991-06-11

Hearn, Brian E.

Fishing, trapping, and vermin destroying

437 8, 437923, 437209, 324158R, 324719, H01L 2166

Patent

active

050231898

ABSTRACT:
Thermal balance in an array of RF transistor cells in which all transistors are connected in parallel is obtained by interconnecting the transistors to array contacts by means of discrete wire leads. The array is electrically tested and a temperature distribution in the array is obtained. Thereafter, the wire leads are varied in length and height above the plane of the array to improve temperature distribution during test. The steps are repeated as necessary to obtain a desired temperature balance in the array.

REFERENCES:
patent: 4246697 (1981-07-01), Smith
patent: 4356379 (1982-10-01), Graeme
patent: 4881029 (1989-11-01), Kawamura
patent: 4937203 (1990-07-01), Eichelberger et al.

Affiliated with

Also associated with

Rating

Method of thermal balancing RF power transistor array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of thermal balancing RF power transistor array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of thermal balancing RF power transistor array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-782363