Method of testing spacings in pattern of openings in PCB...

Metal working – Method of mechanical manufacture – Electrical device making

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C029S830000, C029S846000, C029S847000, C324S1540PB, C324S754090, C324S765010

Reexamination Certificate

active

07013563

ABSTRACT:
A method for testing opening patterns in an active area of a PCB wherein two arrays of test patterns of apertured pads are analyzed following drilling therethrough in accordance with a specified manner. Specifically, the outer patterns are first tested and if failure results in one or more of said patterns, an inner array of patterns closer to the active area are then tested and, significantly, only the respective test pattern nearest the associated array of openings is used to determine whether said array of openings meets the designated spacing criteria.

REFERENCES:
patent: 4487654 (1984-12-01), Coppin
patent: 4510446 (1985-04-01), Braun et al.
patent: 5357194 (1994-10-01), Ullman et al.
patent: 5369491 (1994-11-01), Schneider
patent: 5377404 (1995-01-01), Berg
patent: 6232559 (2001-05-01), Janecek

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of testing spacings in pattern of openings in PCB... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of testing spacings in pattern of openings in PCB..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of testing spacings in pattern of openings in PCB... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3558512

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.