Data processing: software development – installation – and managem – Software program development tool – Editing
Reexamination Certificate
2007-11-20
2007-11-20
Shah, Kamini (Department: 2128)
Data processing: software development, installation, and managem
Software program development tool
Editing
C703S014000, C703S022000, C703S015000, C703S016000, C714S738000, C702S117000, C716S030000
Reexamination Certificate
active
10238819
ABSTRACT:
An electrical circuit can be described with a reference model that has a plurality of states and a plurality of state transitions. Acceptable and/or unacceptable instruction sets are predefined for each state. Acceptable and unacceptable instruction sets are generated randomly in succession from the reference model and applied to a mapping of the electrical circuit for processing. By comparing the instruction sets processed by the mapping of the electrical circuit with the instruction sets determined from the reference model, conclusive information relating to the mapping of the electrical circuit is obtained.
REFERENCES:
patent: 4204633 (1980-05-01), Goel
patent: 4503536 (1985-03-01), Panzer
patent: 5410552 (1995-04-01), Hosokawa
patent: 5539652 (1996-07-01), Tegethoff
patent: 5650938 (1997-07-01), Bootehsaz et al.
patent: 6292765 (2001-09-01), Ho et al.
patent: 6363509 (2002-03-01), Parulkar et al.
patent: 6631344 (2003-10-01), Kapur et al.
patent: 196 22 041 (1997-12-01), None
patent: 199 42 981 (2001-03-01), None
patent: 1 085 415 (2001-03-01), None
Carreira et al. ‘Xception: A Technique for the Experimental Evaluation of Dependability in Modern Computers’ IEEE Transactions on Software Engineering, vol. 24 No. 2 Feb. 1998.
Moundanos et al. ‘On Design Validation Using Verification Technology’. Journal of Electronic Testing: Theory and Applications 1999.
Schuler et al. ‘An Efficient Method of Fault Simulation for Digital Circuits Modeled From Boolean Gates and Memories’. 1977.
Hayes, J. P.: “Detection of Pattern-Sensitive Faults in Random-Access Memories”, IEEE, vol. C-24, No. 2, Feb. 1975, pp. 150-157.
Cheng, K.-T. et al.: “A Functional Fault Model for Sequential Machines”, IEEE, vol. 11, No. 9, Sep. 1992, pp. 1065-1073.
Spaanenburg, L.: “Structured Design of Control Specifications”, Elsevier Science Publishers B.V., 1986, pp. 53-92.
Ergaänzende Kapitel zu I.N. Bronstein , K.A. Semendjajew , “Taschenbuch der Mathematik,” Verlag Harri Deutsch, Thun und Frankfurt/ Main, 1986, ISBN 3-87 144-493-6, pp. 201-202, pocketbook of mathematics.
Greenberg Laurence A.
Locher Ralph E.
Patel Shambhavi
Shah Kamini
Stemer Werner H.
LandOfFree
Method of testing a mapping of an electrical circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of testing a mapping of an electrical circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of testing a mapping of an electrical circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3853577