Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Using radiant energy
Reexamination Certificate
2006-03-28
2006-03-28
Nguyen, Ha (Department: 2812)
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Using radiant energy
C324S538000, C324S750010, C324S765010, C438S014000, C438S016000, C438S017000, C438S057000, C438S107000, C438S118000
Reexamination Certificate
active
07019530
ABSTRACT:
The present invention is a method of surface preparation and imaging for integrated circuits. First, a substrate is selected and an opening is cut in the substrate of a sufficient size to fit an integrated circuit to be analyzed. A second substrate is then selected. An adhesive film is applied to the top surface of the first substrate, the adhesive film having adhesive on both sides and covering the opening on the first substrate. An integrated circuit is then inserted into the opening and attached to the bottom side of the adhesive film. Next, the first substrate and integrated circuit are bonded to the second substrate using the adhesive film. The bottom side of the first substrate and the integrated circuit are then thinned until the substrate wafer of the integrated circuit is completely removed. The bottom side of the first substrate and integrated circuit is then thinned to a user-definable level. A handle wafer is then attached to the bottom side of the first substrate. The second substrate is then removed and thinned and an analytical imaging technique is performed on the integrated circuit from the top side of the first substrate. The first substrate and integrated circuit are optionally repeatedly destructively processed to a user-definable level. Processing and imaging steps are repeated as desired on this user-definable level preferably down to just one level.
REFERENCES:
patent: 4680635 (1987-07-01), Khurana
patent: 6107107 (2000-08-01), Bruce et al.
patent: 6338974 (2002-01-01), Strnad
patent: 6366101 (2002-04-01), Bruce
patent: 6650130 (2003-11-01), Kash et al.
Brown Terrence Harold
Ferguson Larry Gene
Ferragut Jennifer P.
Lee Cheung
Nguyen Ha
The United States of America as represented by the National Secu
LandOfFree
Method of surface preparation and imaging for integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of surface preparation and imaging for integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of surface preparation and imaging for integrated... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3592001