Computer-aided design and analysis of circuits and semiconductor – Integrated circuit design processing – Physical design processing
Reexamination Certificate
2011-08-09
2011-08-09
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Integrated circuit design processing
Physical design processing
C716S125000, C716S129000, C716S130000, C716S131000
Reexamination Certificate
active
07996805
ABSTRACT:
The scan flipflops on a semiconductor chip are stitched together to form one or more scan chains, located in one or more standard cell placement regions, after the optimal physical location of each scan flip-flop has been determined. As a result, the total length of the scan chain wires is substantially reduced, thereby reducing on-chip wiring congestion, flip-flop load capacitance, and flipflop power dissipation.
REFERENCES:
patent: 5402156 (1995-03-01), Donahue et al.
patent: 5420409 (1995-05-01), Longacre, Jr. et al.
patent: 5444231 (1995-08-01), Shellhammer et al.
patent: 5457308 (1995-10-01), Spitz et al.
patent: 5495097 (1996-02-01), Katz et al.
patent: 5569902 (1996-10-01), Wood et al.
patent: 5723853 (1998-03-01), Longacre, Jr. et al.
patent: 5732246 (1998-03-01), Gould et al.
patent: 5748647 (1998-05-01), Bhattacharya et al.
patent: 5786586 (1998-07-01), Pidhirny et al.
patent: 5821519 (1998-10-01), Lee et al.
patent: 5959285 (1999-09-01), Schuessler
patent: 5983376 (1999-11-01), Narayanan et al.
patent: 6037584 (2000-03-01), Johnson et al.
patent: 6045047 (2000-04-01), Pidhirny et al.
patent: 6167151 (2000-12-01), Albeck et al.
patent: 6389566 (2002-05-01), Wagner et al.
patent: 6438263 (2002-08-01), Albeck et al.
patent: 6788471 (2004-09-01), Wagner et al.
patent: 6957403 (2005-10-01), Wang et al.
patent: 6959426 (2005-10-01), Xiang et al.
patent: 7127695 (2006-10-01), Huang et al.
patent: 7188330 (2007-03-01), Goyal
patent: 7194706 (2007-03-01), Adkisson et al.
patent: 7376915 (2008-05-01), Duewer et al.
patent: 7509611 (2009-03-01), Fredrickson et al.
patent: 7546561 (2009-06-01), Pouarz et al.
patent: 7555741 (2009-06-01), Milton et al.
patent: 7653849 (2010-01-01), Tabatabaei
patent: 7721171 (2010-05-01), Erle et al.
patent: 7721172 (2010-05-01), Wang et al.
patent: 2002/0032898 (2002-03-01), Souef et al.
patent: 2002/0157082 (2002-10-01), Shau
patent: 2002/0194558 (2002-12-01), Wang et al.
patent: 2005/0091622 (2005-04-01), Pappu et al.
patent: 2006/0026472 (2006-02-01), Adkisson et al.
patent: 2006/0075315 (2006-04-01), Cruz et al.
patent: 2006/0150136 (2006-07-01), Bratt et al.
patent: 2007/0094629 (2007-04-01), Alter et al.
patent: 2007/0186199 (2007-08-01), Fredrickson et al.
patent: 2007/0186204 (2007-08-01), Fredrickson et al.
patent: 2008/0195991 (2008-08-01), Duewer et al.
patent: 2009/0178014 (2009-07-01), Fredrickson et al.
patent: 2000137741 (2000-05-01), None
patent: 2004077356 (2004-03-01), None
Kik Phallaka
National Semiconductor Corporation
Pickering Mark C.
LandOfFree
Method of stitching scan flipflops together to form a scan... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of stitching scan flipflops together to form a scan..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of stitching scan flipflops together to form a scan... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2760707