Method of stacking and interconnecting semiconductor...

Details Method of stacking and interconnecting semiconductor... Method of stacking and interconnecting semiconductor...

2009-11-09

2011-11-08

Vu, Hung (Department: 2811)

Semiconductor device manufacturing: process

Packaging or treatment of packaged semiconductor

Assembly of plural semiconductive substrates each possessing...

C438S109000, C438S127000

Reexamination Certificate

active

08053276

ABSTRACT:
An electronic component is disclosed including a plurality of stacked semiconductor packages. A first such embodiment includes an internal connector for electrically coupling the stacked semiconductor packages. A second such embodiment includes an external connector for electrically coupling the stacked semiconductor packages.

REFERENCES:
patent: 6376904 (2002-04-01), Haba et al.
patent: 6407448 (2002-06-01), Chun
patent: 6451626 (2002-09-01), Lin
patent: 6583503 (2003-06-01), Akram et al.
patent: 6605866 (2003-08-01), Crowley et al.
patent: 6794741 (2004-09-01), Lin et al.
patent: 6977431 (2005-12-01), Oh et al.
patent: 6984885 (2006-01-01), Harada et al.
patent: 6987314 (2006-01-01), Yoshida et al.
patent: 7045396 (2006-05-01), Crowley et al.
patent: 7190062 (2007-03-01), Sheridan et al.
patent: 7242081 (2007-07-01), Lee
patent: 7429787 (2008-09-01), Karnezos et al.
patent: 7550834 (2009-06-01), Yu et al.
patent: 7615409 (2009-11-01), Yu et al.
patent: 7652376 (2010-01-01), Park et al.
patent: 7671459 (2010-03-01), Corisis et al.
patent: 2003/0042564 (2003-03-01), Taniguchi et al.
patent: 2005/0012195 (2005-01-01), Go et al.
patent: 2009/0256249 (2009-10-01), Yu et al.
patent: 0669653 (1995-08-01), None
patent: 2005112117 (2005-11-01), None
International Search Report dated Dec. 5, 2007, PCT Application No. PCT/US2007/071881.
Office Action dated Sep. 19, 2008, U.S. Appl. No. 11/427,689.
Response to Office Action filed Jan. 20, 2009, U.S. Appl. No. 11/427,689.
Notice of Allowance dated Feb. 6, 2009, U.S. Appl. No. 11/427,689.
Response to Office Action filed Jan. 5, 2011, U.S. Appl. No. 12/614,998.
Office Action mailed Dec. 28, 2010, U.S. Appl. No. 12/489,298.
Response to Office Action filed Jan. 31, 2011, U.S. Appl. No. 12/489,298.
U.S. Appl. No. 12/614,998, filed Nov. 9, 2009.
Office Action dated Oct. 5, 2010, U.S. Appl. No. 12/614,998.
Response to Office Action filed Jun. 21, 2011, U.S. Appl. No. 12/614,998.
Office Action dated May 19, 2011 in Taiwanese Patent Application No. 096120561.
Office Action mailed Mar. 21, 2011, U.S. Appl. No. 12/614,998.
Office Action mailed Apr. 19, 2011, U.S. Appl. No. 12/489,298.
Response to Office Action filed Jul. 19, 2011, U.S. Appl. No. 12/489,298.
Notice of Allowance dated Aug. 18, 2011, U.S. Appl. No. 12/489,298.

Affiliated with

Also associated with

Rating

Method of stacking and interconnecting semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of stacking and interconnecting semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of stacking and interconnecting semiconductor... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4273079