Semiconductor device manufacturing: process – With measuring or testing – Packaging or treatment of packaged semiconductor
Reexamination Certificate
2006-01-10
2006-01-10
Lebentritt, Michael (Department: 2812)
Semiconductor device manufacturing: process
With measuring or testing
Packaging or treatment of packaged semiconductor
C438S017000
Reexamination Certificate
active
06984533
ABSTRACT:
When integrated circuit dice are tested as part of a completely manufactured wafer, the individual die is tested both for proper function and for speed grade. A wafer map is formed in a computer to keep up with which dice on the wafer are good and to record the speed grade of each good die. This wafer map is then used during the step of dicing and packaging the wafer to fill existing orders by placing a die that meets a speed grade of an order into the package that has been ordered. More than one kind of order can be filled from dice in a single wafer. The method allows integrated circuit devices to be packaged to order and eliminates the need to keep an inventory of packaged dice.
REFERENCES:
patent: 5927512 (1999-07-01), Beffa
patent: 5998228 (1999-12-01), Eldridge et al.
patent: 6219908 (2001-04-01), Farnworth et al.
patent: 6472239 (2002-10-01), Hembree et al.
patent: 6764869 (2004-07-01), Eldridge
Funcell Alelie T.
Regos Ramon R.
Lebentritt Michael
Liu Justin
Stevenson André C.
Xilinx , Inc.
Young Edel M.
LandOfFree
Method of sorting dice by speed during die bond assembly and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of sorting dice by speed during die bond assembly and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of sorting dice by speed during die bond assembly and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3599500