Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
1998-10-27
2001-05-29
Teska, Kevin J. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C716S030000, C716S030000, C700S110000, C700S121000
Reexamination Certificate
active
06240375
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a technique for evaluating the characteristics of devices and interconnect lines which constitute an integrated circuit by using simulation and, more particularly, to correction for configuration simulation.
2. Description of the Background Art
The degree of integration in integrated circuits (referred to hereinafter as “ICs”) is becoming increasingly higher year by year, and the configuration and construction of semiconductor devices and interconnect lines are becoming finer and more complicated. The characteristics of the ICs significantly depend upon the properties of such internal devices and interconnect lines of the ICs. For example, a capacitance between electrodes of a MOSFET is greatly associated with the operating characteristics of a circuit in high-frequency ranges, and a parasitic capacitance between interconnect lines causes a signal delay. The uncertainty of physical quantities dependent upon the configuration and construction inside the ICs might cause operation failures such as a difference between an actual operating speed and an estimated operating speed when designed.
Thus, when ICs are designed, a large number of simulators are used to obtain predictable configurations and operations of the ICs being fabricated or having been fabricated. Examples of the simulators include: a process simulator for predicting changes in profiles at respective locations in an IC and changes in configurations of cross sections and surfaces in accordance with variations in parameters such as processing time in each step and a set temperature; a device simulator for calculating electrical parameters of devices based on information about an impurity profile, an oxide film configuration, and an electrode or interconnect line configuration; and a circuit simulator for verifying whether or not a circuit operates as designed. Simulation is repeated using these simulators to reproduce the predictable configurations and operations of the ICs as faithfully as possible for achieving optimum IC design.
Such simulation techniques include a capacitance simulation. The capacitance simulation calculates capacitances between electrodes or interconnect lines in a structure which further comprises dielectrics, by using a potential distribution and a charge amount distribution obtained by solving Laplace's equation and, if required, Poisson's equation, a current continuity equation, and a current drift and diffusion equation (which are referred to simply as “equations” hereinafter) by using numerical calculations. Solving the equations using the numerical calculations and determining the capacitance values have been widely studied as disclosed in, for example, Japanese Patent Application Laid-Open No. P03-89531A (1991) and Japanese Patent Application Laid-Open No. P05-89212A (1993).
The capacitance values depend on the charge amount distribution and the spatial potential distribution in the structure as above described. In other words, the capacitance values depend on the dielectric constant of dielectrics included in the given structure and on the configurations of the dielectrics and conductors. Thus, a high-accuracy simulation requires precise information about the structure.
There is a technique for determining resistance values and inductances in an IC based on the structure of the electrodes or interconnect line regions made of conductors. Similarly, this technique also requires precise information about the structure.
In particular, a demand for implementation of the capacitance simulation in a three-dimensional structure is increasing at present. However, three-dimensional complicated structures inside ICs are difficult to manually presume and are hence required to be determined by configuration simulation.
The configuration simulation is a technique for reproducing the configurations of fabricated semiconductor devices and interconnect lines in a simulative manner by providing information about masks used in IC wafer fabricating process steps and process conditions. The configuration simulation is performed using the above described process simulator. In the configuration simulation, a region to be analyzed is in many cases divided into minute regions referred to as cells for representation of the configuration thereof.
However, the configuration simulation technique using the cells is currently under study. Thus, if in particular a three-dimensional complicated structure is subjected to the configuration simulation, materials of metal parts, semiconductor substrate parts and the like which would be completely removed in an actual fabrication process are sometimes left unremoved as a result of the configuration simulation. This results from errors that occur because of the use of discrete configurations of the cells for calculation. Then, if the conductor regions provided by the configuration simulation are recognized simply as electrodes or interconnect lines, the subsequent simulation such as the capacitance simulation is performed under conditions different from those of the actual structure. In the case of the capacitance simulation, in particular, since the capacitance values are the physical quantities determined by the physical properties and arrangement of the conductor regions and a dielectric provided therebetween, the minute conductor regions created by the errors interfere with the increase in precision. A solution to such a problem has not yet been established.
SUMMARY OF THE INVENTION
A first aspect of the present invention is intended for a method of simulating an integrated circuit. According to the present invention, the method comprises the steps of: determining a structure of an integrated circuit in the form of a set of unit regions each having information about material and position thereof; recognizing a cell-coupled element comprised of at least one of the unit regions the material of which is a conductor as a conductor region to calculate the total number of conductor regions and the number of unit regions included in each conductor region; judging whether or not the number of unit regions included in each conductor region satisfies a criterion for regarding each conductor region as an electrode or interconnect line region; replacing the material of the at least one of the unit regions included in each conductor region which does not satisfy the criterion in the judging step with a nonconductor; and solving a predetermined equation using the information about the material and position of the unit regions including the at least one of the unit regions the material of which is replaced in the replacing step, to determine physical properties of the integrated circuit.
Preferably, according to a second aspect of the present invention, in the method of the first aspect, the criterion is such that the number of unit regions included in each conductor region is not less than a previously set value.
Preferably, according to a third aspect of the present invention, in the method of the second aspect, the set value is the product of the total number of unit regions within an entire region to be simulated in the integrated circuit and a predetermined rate.
Preferably, according to a fourth aspect of the present invention, in the method of the second aspect, the set value is the product of a maximum value of the number of unit regions included in each conductor region and a predetermined rate.
Preferably, according to a fifth aspect of the present invention, in the method of the first aspect, the criterion is such that the ranking of the conductor regions counted in descending order of the number of unit regions included in each conductor region is within a previously set value.
According to a sixth aspect of the present invention, a method of simulating an integrated circuit comprises the steps of: determining a structure of an integrated circuit in the form of a set of unit regions each having information about material and position thereof; recognizing a cell-coupled element c
Mitsubishi Denki & Kabushiki Kaisha
Oblon & Spivak, McClelland, Maier & Neustadt P.C.
Sergent Douglas W.
Teska Kevin J.
LandOfFree
Method of simulating an integrated circuit for error... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of simulating an integrated circuit for error..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of simulating an integrated circuit for error... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2551411