Boots – shoes – and leggings
Patent
1993-12-10
1996-01-02
Teska, Kevin J.
Boots, shoes, and leggings
364488, 364578, H01F 4114
Patent
active
054814758
ABSTRACT:
A data structure is used in semiconductor process integration studies for manufacture of device structures, where one dimension of the data structure is used to represent each film layer in the device and one or two additional dimensions represent vertical regions within the device. Primary data values within this data structure are the thickness of film layers at the corresponding vertical region. Using this data structure, process integration studies can be performed rapidly and efficiently on a microcomputer. The data structure simplifies the identification of overetching and overfilling, facilitating the use of thinner film layers and shorter process steps. Statistical simulations, to account for process control limitations on the uniformity of deposition and etching rates, are easily accommodated by a natural extension of the data structure to an additional dimension.
REFERENCES:
patent: 4922432 (1990-05-01), Kobayashi et al.
patent: 5008723 (1991-04-01), van der Have
patent: 5097422 (1992-03-01), Corbin, II et al.
patent: 5213993 (1993-05-01), Ogino et al.
patent: 5252505 (1993-10-01), Yatsuda et al.
patent: 5351197 (1994-09-01), Upton et al.
International Business Machines - Corporation
Petraske Eric
Teska Kevin J.
Walder, Jr. Stephen J.
LandOfFree
Method of semiconductor device representation for fast and inexp does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of semiconductor device representation for fast and inexp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of semiconductor device representation for fast and inexp will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-240771