Method of selecting gates for efficient code generation by a cir

Details Method of selecting gates for efficient code generation by a cir Method of selecting gates for efficient code generation by a cir

1996-12-05

1999-07-06

Teska, Kevin J.

Boots, shoes, and leggings

364488, 364578, 364490, 395705, G06F 1750, G06F 945

Patent

active

059204850

ABSTRACT:
Methods and associated apparatus for simulating digital logic circuits with a general purpose computer system. A description of a digital logic circuit is converted into executable computer code. The code produced is capable of simulating the circuit's response to a large number of independent sets of circuit stimulus. The code is broken into separate modules which each simulate the circuit's operation during a particular clock phase. Loops within the code are limited in size to make efficient use of the computer's instruction cache and the data cache. Known constant nodes are propagated through the circuit before code is generated to eliminate the generation of unnecessary code. Code is only generated to simulate gates which may switch on a particular phase. Code which does not need to be evaluated during a particular phase is dropped. The circuit is broken into acyclic sets of gates and code is generated to iterate over each acyclic set of gates until stability is reached. A scoring function is used to prioritize which logic gate and which nodes are to be selected for code generation. Tri-state buffers are simulated using boolean operations. Drive-fight checking is also accomplished using boolean operations.

REFERENCES:
patent: 3961250 (1976-06-01), Snethen
patent: 4306286 (1981-12-01), Cocke et al.
patent: 5257201 (1993-10-01), Berman et al.
patent: 5307478 (1994-04-01), Rasbold et al.
patent: 5363319 (1994-11-01), Okuda
Lewis ("Hierarchical compiled event-driven logic simulation", IEEE Comput. Soc. Press, 1989 IEEE International Conference on Computer-Aided Design, Nov. 5, 1989, pp. 498-501).
Powell et al. ("Direct synthesis of optimized DSP assembly code from signal flow block diagrams", IEEE, 1992 IEEE International Conference on Acoustics, Speech, and Signal Processing, vol. 5, Mar. 23, 1992, pp. 553-556).
Wang et al. ("SSIM: A Software Levelized Complied-Code Simulator", 1987 DAC, pp. 2-8, Jan. 1987).
Goodman et al. ("Code Scheduling and Register Allocation in Large Basic Blocks", ACM, Jan. 1, 1988, pp. 442-452).
Barzilai et al. ("HSS--A High-Speed Simulator", IEEE Transactions on Computer-Aided Design, vol. CAD-6, No.4, Jul. 1987, pp. 601-617).
Lewis ("Hierarchical compiled code event-driven logic simulator", IEEE, vol. 10, No. 6, pp. 726-737, Jun. 1991).

Affiliated with

Also associated with

Rating

Method of selecting gates for efficient code generation by a cir does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of selecting gates for efficient code generation by a cir, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of selecting gates for efficient code generation by a cir will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-904191