Method of sealing integrated circuits

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437183, 437189, 437192, 437203, H01L 2160

Patent

active

055631029

ABSTRACT:
This invention relates to integrated circuits which are protected from the environment. Such circuits are sealed by applying a diffusion barrier metal layer to the bond pads and two passivation layers to the remainder of the circuit.

REFERENCES:
patent: 4087314 (1978-05-01), George et al.
patent: 4427715 (1984-01-01), Harris
patent: 4749631 (1988-06-01), Haluska et al.
patent: 4756977 (1988-07-01), Haluska et al.
patent: 4855257 (1989-08-01), Kouda
patent: 5136364 (1992-08-01), Byrne
patent: 5270253 (1993-12-01), Arai et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of sealing integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of sealing integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of sealing integrated circuits will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-56918

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.