Method of reusing constraints in PCB designs

Details Method of reusing constraints in PCB designs Method of reusing constraints in PCB designs

2011-04-05

2011-04-05

Garbowski, Leigh Marie (Department: 2825)

Computer-aided design and analysis of circuits and semiconductor

Integrated circuit design processing

Layout editor

C716S137000

Reexamination Certificate

active

07921404

ABSTRACT:
A method is disclosed for electronically processing constraints rules defined in a previously developed first PCB design having a first constraints output file, to facilitate the development of a second PCB design having a second constraints output file. The second design has substantially identical topology to the first design and the second constraints output file comprises constraints for signals with identical attributes. The method includes several steps. Firstly, the board file of the first design is compared with the net list file of the second design to identify respective differences between the designs. On the basis of the established differences, a file attributes change report is generated. At least some data from the file attributes change report is stored into an attributes change file. Finally, the method includes the step of processing the first design constraints output file, the second design constraints output file, and the attribute change file to map constraints associated with changed attributes, thus defining a revised constraints output file for the second design. The revised second constraints output file comprises constraints for at least some signals with changed attributes.

REFERENCES:
patent: 6216109 (2001-04-01), Zweben et al.
patent: 6629294 (2003-09-01), Van Stralen
patent: 7243314 (2007-07-01), Ting
patent: 7418683 (2008-08-01), Sonnard et al.
patent: 7546571 (2009-06-01), Mankin et al.
patent: 2002/0067364 (2002-06-01), Lane et al.
patent: 2006/0259891 (2006-11-01), Ting
Musetti et al., “CaptureCIS—Allegro Design reuse flow with electrical constraints for productivity improvements,” CDNLive, Sep. 12-14, 2005, 33 pages.
White Paper “Return of Investment—A Co-Design Methodology for System Interconnect”, Cadence Design Systems Inc., San Jose, CA 95134, 2004. www.cadence.com/whitepapters/allegro—roi—wp.pdf, 9 pages.
“Intergrating PCB and FPGA Constraints”, Bruce Riggens, Mentor Graphics Corporation, Aug. 22, 2006. www.fpgajournal.com/articles—2006/20060822, 5 pages.
“Signal Integrity Interconnect Analysis & Design Constraints System”, Member of Cadence, Innoveda, Protel & Zuken Partners Programs. www.precience.com/pdf/SI-Planner.pdf, 2 pages.
“Capitalizing on Constraints”, Bruce Caryl and John Duke, Mentor Graphics, Jun. 1, 2006. http://pcdandf.com/cms/content/view/2629/95/.
“Allegro Design Entry HDL SI 610: Constraint Development Through Simulation During Schematic Design”, 2005 Cadence Design Systems, Inc. http://www.cadence.com/datasheets/allegro—pcb—si610—ds.pdf, 4 pages.
“Constraint Manager in Cadence PCB Design Flow”, Jun. 9, 2006-Jun. 13, 2006. http://www.cadence.com/webinars/webinars—pf.aspx?xml=constraint—manager, 1 page.
“Constraint Reuse in PCB Hardware Design using a Hierarchical Approach”, Nov. 16, 2005. http://www.cadence.com/webinars/webinars—pf.aspx?xml=constraint—reuse, 1 page.
“ICX Pro Explorer SI Analysis”, Mentor Graphics. http://www.mentor.com/training—and—services/training/courses/pcb—systems/226818.cfm, 3 pages.
“USB Subsystem IP”, Mentor Graphics. http://www.mentor.com/products/ip/subsystem—ip/index.cfm, 2 pages.
“Constrained-Random Test Generation and Functional Coverage with Vera®”, Feb. 2003. Vera Testbech Automation. Last mod. Jan. 16, 2004. http://www.synopsys.com/products/vera/vera60—wp.html, 7 pages.
“EMC/SI; Cadstar SI Verify”, Zuken Ltd. 2006. http://www.cadstarworld.com/products—si-verify.asp, 3 pages.

Affiliated with

Also associated with

Rating

Method of reusing constraints in PCB designs does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of reusing constraints in PCB designs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of reusing constraints in PCB designs will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2662140