Metal treatment – Process of modifying or maintaining internal physical... – Chemical-heat removing or burning of metal
Patent
1974-05-16
1976-12-28
Rutledge, L. Dewayne
Metal treatment
Process of modifying or maintaining internal physical...
Chemical-heat removing or burning of metal
29574, 29580, 148187, 156610, 156612, 357 48, 357 60, H01L 2120, H01L 2166
Patent
active
040000192
ABSTRACT:
A method of manufacturing a semiconductor device, in particular a monolithic integrated circuit, in which highly doped zones are provided according to a given pattern on one side of a monocrystalline silicon substrate body by local diffusion of at least one impurity in a substantially flat surface of the substrate body and the substrate surface on said side is given a profile in a pattern which corresponds to the pattern of the highly doped zones, after which an epitaxial silicon layer is provided on said side and one or more semiconductor circuit elements are then formed while using at least one photoresist step, characterized in that the substantially flat substrate surface is given a crystal orientation lying between a {001} face and an adjacent {111} face, which orientation deviates at least 10.degree. from the said {001} face and at least 15.degree. from said {111} face and is present in a strip within 10.degree. from the crystallographic zone formed by the said two faces.
REFERENCES:
patent: 3325314 (1967-06-01), Allegretti
patent: 3379584 (1968-04-01), Bean et al.
patent: 3476592 (1969-11-01), Berkenblit et al.
patent: 3556875 (1971-01-01), Holloway et al.
patent: 3636421 (1972-01-01), Takeishi et al.
patent: 3697318 (1972-10-01), Feinberg et al.
patent: 3728166 (1973-04-01), Bardell et al.
patent: 3821783 (1974-06-01), Sugita et al.
Mendelson, S., "Stacking Fault Nucleation-Oriented Silicon Substrates" J. Applied Physics, vol. 35, No. 5, May 1964, pp. 1570-1581.
Tung, S. K., "Effects of Substrate Orientation on Epitaxial Growth" J. Electrochem. Soc., vol. 112, No. 4, Apr. 1965, pp. 436-438.
Sugawara, K., "Facets Formed-on Silicon Surfaces-Si.sub.3 N.sub.4 Masks" J. Electrochem. Soc., vol. 118, No. 1, Jan. 1971, pp. 110-114.
Bean et al, "Influence of Crystal Orientation on Silicon Semiconductor Processing," Proc. IEEE, vol. 57, No. 8, Sept. 1969, pp. 1469-1476.
Drum et al., "Geometric Stability-During Growth of (111) and (100) Epitaxial Silicon" J. Electrochem. Soc., vol. 115, No. 6, June, 1968, pp. 664-669.
Boss et al., "Pattern Washout and Displacement in Silicon (111) Epitaxy" Electrochem. Soc. Extended Abstracts (Electronics Div.) vol. 15, No. 2, 1966, pp. 60-65.
Boss et al., "Crystal Orientation for Integrated Device Fabrication" IBM Tech. Discl. Bull., vol. 8, No. 12, May 1966, pp. 1710-1711.
Enomoto et al., "Pattern Washout-Epitaxial Process-Fabrication," Japanese J. of Applied Physics, vol. 8, No. 11, Nov. 1969, pp. 1301-1306.
Nigohosian Leon
Rutledge L. Dewayne
Saba W. G.
Trifari Frank R.
U.S. Philips Corporation
LandOfFree
Method of retaining substrate profiles during epitaxial depositi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of retaining substrate profiles during epitaxial depositi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of retaining substrate profiles during epitaxial depositi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-147137