Static information storage and retrieval – Read only systems – Resistive
Reexamination Certificate
2001-08-30
2003-11-11
Mai, Son (Department: 2818)
Static information storage and retrieval
Read only systems
Resistive
C365S148000, C365S163000, C257S002000, C257S003000, C257S005000
Reexamination Certificate
active
06646902
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the field of integrated circuits and, in particular, retaining stored states in a memory device.
BACKGROUND OF THE INVENTION
An essential semiconductor component is semiconductor memory, such as a random access memory (RAM). RAM allows the user to execute both read and write operations on memory cells. Typically, RAM devices are volatile, in that stored data is lost once the power source is disconnected or removed. Typical examples of RAM devices include dynamic random access memory (DRAM), synchronized dynamic random access memory (SDRAM) and static random access memory (SRAM).
In recent years, the memory capacity, i.e., the number and density of memory cells in memory devices have been increasing. Accordingly, the size of each cell (including storage capacitor size) has been shrinking, which also shortens the cell's data holding time. Typically, a memory device receives a stabilizing request command in the conventional standardized cycle, about every 100 milliseconds. However, with increasing cell number and density, it is becoming more and more difficult to stabilize all memory cells at least once within the stabilizing cycle.
DRAMS and SDRAMs are volatile in the sense that the stored data, typically in the form of charged and discharged capacitors contained in memory cells arranged in a large array, will dissipate the charge after a relatively short period of time because of a charge's natural tendency to distribute itself into a lower energy state. DRAM is particularly volatile in that it should be stabilized, i.e., recharged, typically every 100 milliseconds, in order to retain information stored on its memory cells.
Recently, studies have been conducted on the use of chalcogenide glasses as non-volatile memory cells in the semiconductor industry. One such non-volatile memory device, which uses chalcogenide glass non-volatile memory cells is known as a programmable conductor RAM (PCRAM). Chalcogenide glasses typically comprise selenium (Se), sulfur (S) and tellurium (Te). Two mechanisms are responsible for the operation of the chalcogenide glasses as non-volatile memory elements: (1) phase change and (2) ionic conductor dendrite formation. The phase change mechanism is the most studied and relates to the formation of a crystalline filament during application of a potential across two electrodes placed around a chalcogenide material. This crystalline filament has a lower resistance than the bulk chalcogenide material. This way, a conductive path is formed between the two electrodes which basically turns the cell into a resistor. To change the state of the cell from “on” to “off” or vice-versa, a potential is again applied across the cell having a defined pulse shape, length, and amplitude, which will “melt” the crystalline conductive path and render it amorphous.
The ionic conductor dendrite formation is based on the ability of a metal-doped chalcogenide glass to maintain an amorphous state over a wide range of metal dopant concentrations. Two electrodes (cathode and anode) are formed opposite to each other and on each side of the glass, which may be a chalcogenide-metal ion composition, typically a germanium-selenium (Ge—Se) glass doped with silver (Ag), or a stable amorphous material.
When a voltage is applied to the electrodes, a conducting dendrite grows from the cathode towards the anode. When the voltage is reversed, the already formed dendrite dissolves or retracts. The growth rate of the dendrite depends upon the applied voltage and time. Although memory cells constructed with chalcogenide glasses and operated using the dendrite formation principles hold a stored value for a much longer period of time, e.g., days, than a conventional DRAM or SDRAM cell, (which rely on capacitors to store charge), it has been found that a grown dendrite may begin to decay.
There is a need for a method of stabilizing non-volatile chalcogenide memory cells, such as PCRAM cells.
BRIEF SUMMARY OF THE INVENTION
The present invention relates to a PCRAM device and a method of retaining memory therein. The above and other features and advantages of the invention are achieved by programming a non-volatile memory cell comprising a metal doped glass layer by applying a first voltage across the cell and periodically stabilizing the memory cell by applying a second voltage, which is less than the first voltage across the cell.
In an exemplary embodiment a read-out voltage is used for stabilizing the cell, but the stabilizing voltage and read voltage may also be separate voltages. The voltage used for stabilizing the cell may be applied as a sweep, pulse or step voltage. The voltage used for stabilizing the cell may also be applied continuously.
REFERENCES:
patent: 3622319 (1971-11-01), Sharp
patent: 3743847 (1973-07-01), Boland
patent: 4269935 (1981-05-01), Masters et al.
patent: 4312938 (1982-01-01), Drexler et al.
patent: 4316946 (1982-02-01), Masters et al.
patent: 4320191 (1982-03-01), Yoshikawa et al.
patent: 4405710 (1983-09-01), Balasubramanyam et al.
patent: 4419421 (1983-12-01), Wichelhaus et al.
patent: 4499557 (1985-02-01), Holmberg et al.
patent: 4671618 (1987-06-01), Wu et al.
patent: 4795657 (1989-01-01), Formigoni et al.
patent: 4800526 (1989-01-01), Lewis
patent: 4847674 (1989-07-01), Sliwa et al.
patent: 5177567 (1993-01-01), Klersy et al.
patent: 5219788 (1993-06-01), Abernathey et al.
patent: 5238862 (1993-08-01), Blalock et al.
patent: 5272359 (1993-12-01), Nagasubramanian et al.
patent: 5315131 (1994-05-01), Kishimoto et al.
patent: 5324772 (1994-06-01), Schmidt-Thuemmes et al.
patent: 5350484 (1994-09-01), Gardner et al.
patent: 5360981 (1994-11-01), Owen et al.
patent: 5500532 (1996-03-01), Kozicki et al.
patent: 5512328 (1996-04-01), Yoshimura et al.
patent: 5512773 (1996-04-01), Wolf et al.
patent: 5534711 (1996-07-01), Ovshinsky et al.
patent: 5536947 (1996-07-01), Klersy et al.
patent: 5726083 (1998-03-01), Takaishi
patent: 5751012 (1998-05-01), Wolstenholme et al.
patent: 5761115 (1998-06-01), Kozicki et al.
patent: 5789277 (1998-08-01), Zahorik et al.
patent: 5837564 (1998-11-01), Sandhu et al.
patent: 5841150 (1998-11-01), Gonzalez et al.
patent: 5846889 (1998-12-01), Harbison et al.
patent: 5883827 (1999-03-01), Morgan
patent: 5896312 (1999-04-01), Kozicki et al.
patent: 5914893 (1999-06-01), Kozicki et al.
patent: 5920788 (1999-07-01), Reinberg
patent: 5949088 (1999-09-01), Morgan
patent: 5998066 (1999-12-01), Block et al.
patent: 6072716 (2000-06-01), Jacobson et al.
patent: 6077729 (2000-06-01), Harshfield
patent: 6084796 (2000-07-01), Kozicki et al.
patent: 6117720 (2000-09-01), Harshfield
patent: 6143604 (2000-11-01), Chiang et al.
patent: 6177338 (2001-01-01), Liaw et al.
patent: 6236059 (2001-05-01), Wolstenholme et al.
patent: 6297170 (2001-10-01), Gabriel et al.
patent: 6300684 (2001-10-01), Gonzalez et al.
patent: 6316784 (2001-11-01), Zahorik et al.
patent: 6329606 (2001-12-01), Freyman et al.
patent: 6348365 (2002-02-01), Moore et al.
patent: 6350679 (2002-02-01), McDaniel et al.
patent: 6376284 (2002-04-01), Gonzalez et al.
patent: 6388324 (2002-05-01), Kozicki et al.
patent: 6391688 (2002-05-01), Gonzalez et al.
patent: 6414376 (2002-07-01), Thakur et al.
patent: 6418049 (2002-07-01), Kozicki et al.
patent: 6423628 (2002-07-01), Li et al.
patent: 6469364 (2002-10-01), Kozicki
patent: 6473332 (2002-10-01), Ignatiev et al.
patent: 6487106 (2002-11-01), Kozicki
patent: 2002/0000666 (2002-01-01), Kozicki et al.
patent: 2002/0072188 (2002-06-01), Gilton
patent: 2002/0106849 (2002-08-01), Moore
patent: 2002/0123169 (2002-09-01), Moore et al.
patent: 2002/0123170 (2002-09-01), Moore et al.
patent: 2002/0123248 (2002-09-01), Moore et al.
patent: 2002/0127886 (2002-09-01), Moore et al.
patent: 2002/0163828 (2002-11-01), Krieger et al.
patent: 2002/0168820 (2002-11-01), Kozicki et al.
patent: 2002/0190350 (2002-12-01), Kozicki
patent: 2003/0001229 (2003-01-01), Moore et al.
patent: 2003/0027416 (2003-02-01), Moore
patent: 2003/0035314 (2003-02-01), Kozicki
patent: 2003/0035315 (2003-02-01), K
Campbell Kristy A.
Gilton Terry L.
Dickstein , Shapiro, Morin & Oshinsky, LLP
Mai Son
Micro)n Technology, Inc.
LandOfFree
Method of retaining memory state in a programmable conductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of retaining memory state in a programmable conductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of retaining memory state in a programmable conductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3181313