Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Insulative housing or support
Reexamination Certificate
2011-04-12
2011-04-12
Kebede, Brook (Department: 2894)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Insulative housing or support
C257SE21499
Reexamination Certificate
active
07923303
ABSTRACT:
A method of resin sealing an electronic part, includes the steps of: providing a board where one or more of the electronic parts are mounted in an upper mold; melting a resin material received in a cavity forming part of a lower mold; and dipping the electronic part held by the upper mold into the molten resin so that the resin sealing is achieved. The resin material is received in the cavity forming part of the lower mold after the resin material is pressurized and dispersed in a sealing resin supply apparatus.
REFERENCES:
patent: 6596561 (2003-07-01), Miwa
patent: 6638790 (2003-10-01), Minamio
patent: 6642609 (2003-11-01), Minamio
patent: 6861734 (2005-03-01), Minamio
patent: 7056770 (2006-06-01), Uragami et al.
patent: 7638367 (2009-12-01), Akutagawa et al.
patent: 2004/0048416 (2004-03-01), Takase
patent: 2004/0203194 (2004-10-01), Hamasaki
patent: 2006/0078246 (2006-04-01), Ashida
patent: 2006/0131780 (2006-06-01), Kuno et al.
patent: H05-243301 (1993-09-01), None
patent: 2002137250 (2002-05-01), None
patent: 2004-174801 (2004-06-01), None
patent: 2004-179284 (2004-06-01), None
patent: 2004-216558 (2004-08-01), None
patent: 2004230707 (2004-08-01), None
patent: 463352 (2001-11-01), None
patent: 244706 (2005-12-01), None
Chinese Office Action dated Mar. 7, 2008, issued in corresponding Chinese Patent Application No. 200610107503 and English language translation.
Official Action issued by the Intellectual Property Bureau of the Taiwanese Ministry of Economic Affairs in connection with R.O.C. patent application No. 095125662—mailing date: Oct. 28, 2009. English translation.
USPTO, Notice of Allowance and Notice of Allowability, Aug. 24, 2009, in parent (section 120 priority) U.S. Appl. No. 11/483,593 [now issued US Patent No. 7,638,367].
USPTO, Final Rejection, Mar. 5, 2009, in parent (section 120 priority) U.S. Appl. No. 11/483,593 [now issued US Patent No. 7,638,367].
USPTO, Non-Final Rejection, Aug. 21, 2008, in parent (section 120 priority) U.S. Appl. No. 11/483,593 [now issued US Patent No. 7,638,367].
USPTO, Restriction Requirement, Jun. 4, 2008, in parent (section 120 priority) U.S. Appl. No. 11/483,593 [now issued US Patent No. 7,638,367].
Japanese Office Action, Partial English-language translation, mailed Jan. 18, 2011 for corresponding Japanese Application No. 2006-041026.
Akutagawa Yoshito
Hayasaka Noboru
Honda Toshiyuki
Kobayashi Izumi
Moriya Susumu
Fujitsu Patent Center
Fujitsu Semiconductor Limited
Kebede Brook
LandOfFree
Method of resin sealing electronic part does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of resin sealing electronic part, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of resin sealing electronic part will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2642871