Method of reducing inter-symbol interference, a sigma-delta...

Details Method of reducing inter-symbol interference, a sigma-delta... Method of reducing inter-symbol interference, a sigma-delta...

2005-03-23

2008-05-27

JeanPierre, Peguy (Department: 2819)

Coded data generation or conversion

Converter compensation

C341S143000

Reexamination Certificate

active

07378997

ABSTRACT:
A method and arrangement of reducing inter-symbol interference occurring at the digital to analog conversion of a one bit digital signal is provided. During the generation of the one-bit digital signal in a sigma-delta converter the edge-density of the digital signal is measured, the result of the measurement is multiplied with the digital signal and the result of the multiplication is added to the input of the quantizer generating the digital signal. The invention also covers storage media comprising a one-bit digital signal generated in accordance with the invention.

REFERENCES:
patent: 5357196 (1994-10-01), Ito
patent: 6043853 (2000-03-01), Shimazaki et al.
patent: 6078622 (2000-06-01), Boytim et al.
patent: 6351229 (2002-02-01), Wang
patent: 6356129 (2002-03-01), O'Brien et al.
patent: 6757300 (2004-06-01), Pages et al.
patent: 6952174 (2005-10-01), Madsen et al.
patent: 6972704 (2005-12-01), Rivoir
Norsworthy S. R. et al: “Delta-Sigma Converters, Theory, Design and Simulation”; IEEE Press, New York; 1997 pp. 260-264.

Affiliated with

Also associated with

Rating

Method of reducing inter-symbol interference, a sigma-delta... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of reducing inter-symbol interference, a sigma-delta..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of reducing inter-symbol interference, a sigma-delta... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3982684