Fishing – trapping – and vermin destroying
Patent
1992-03-25
1993-07-20
Thomas, Tom
Fishing, trapping, and vermin destroying
437 52, 437192, 437200, H01L 2170
Patent
active
052293114
ABSTRACT:
A method of reducing the degradation effects associated with avalanche injection or tunnelling of hot-electrons in a field-effect semiconductor device is disclosed. The method of the present invention includes covering the active regions of the semiconductor device with a protective titanium barrier layer which is deposited directly underneath the ordinary metalization layers used for connecting the devices to bit and word lines within an array. Inclusion of the titanium barrier layer in a flash memory device results in a substantial improvement in the erasetime push-out and reduces excess charge loss normally associated with hot-electron devices.
REFERENCES:
patent: 3879746 (1975-04-01), Fournier
patent: 4121241 (1978-10-01), Drake et al.
patent: 4267012 (1981-05-01), Pierce et al.
patent: 4288256 (1981-09-01), Ning
patent: 4375817 (1983-03-01), Tonnel
patent: 4516145 (1985-05-01), Chang
patent: 4566026 (1986-01-01), Lee
patent: 4570328 (1986-02-01), Price et al.
patent: 4672740 (1987-06-01), Shirai et al.
patent: 4707721 (1987-11-01), Ang et al.
patent: 4743564 (1988-05-01), Sato et al.
patent: 4782380 (1988-11-01), Shankar et al.
patent: 4784973 (1988-09-01), Stevens et al.
patent: 4804636 (1989-02-01), Groover et al.
patent: 4807016 (1989-02-01), Douglas
patent: 4814293 (1989-03-01), Van Oekel
patent: 4822753 (1989-04-01), Pintchovski et al.
patent: 4824521 (1989-04-01), Kulkarni et al.
patent: 4829024 (1989-05-01), Klein et al.
patent: 4830974 (1989-05-01), Chang et al.
patent: 4845050 (1989-07-01), Kim et al.
patent: 4870033 (1989-09-01), Holta et al.
patent: 4920073 (1990-04-01), Wei et al.
patent: 4931411 (1990-05-01), Tigelaar et al.
Ting, et al.; "The Use of Titanium-Based Contact Barrier Layers in Silicon Technology"; Thin Solid Films; vol. 96; pp. 327-345; 1982.
Dieleman, et al.; "Plasma Effluent Etching: Selective and Non-damaging"; Solid State Technology; vol. 27; No. 4; pp. 191-196 1984.
IEEE Electron Device Letters, vol. 9, No. 5, May 1988; Shuo-Tung Chang, et al., "Reduced Oxide Charge Trapping and Improved Hot-Electron Reliability in Submicrometer MOS Devices Fabricated by Titanium Salicide Process".
IEEE Electron Device Letters, vol. EDL-6, No. 7, Jul. 1985; F. C. Hsu, et al., "Effect of Final Annealing on Hot-Electron-Induced MOSFET Degradation".
IEDM Tech. Digest, pp. 22-25; (1988); S. Yoshida, et al., "Improvement of Endurance To Hot Carrier Degradation By Hydrogen Blocking P-SiO".
Kao Susan L.
Lai Stefan K.
Tang Daniel N.
Triplett Baylor B.
Wang Simon Y.
Intel Corporation
Thomas Tom
LandOfFree
Method of reducing hot-electron degradation in semiconductor dev does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of reducing hot-electron degradation in semiconductor dev, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of reducing hot-electron degradation in semiconductor dev will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1760079