Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates
Reexamination Certificate
2006-05-17
2008-08-12
Pham, Thanh V (Department: 2823)
Semiconductor device manufacturing: process
Bonding of plural semiconductor substrates
C438S458000, C257SE21088, C257SE21122, C257SE21568
Reexamination Certificate
active
07410885
ABSTRACT:
By performing at least one additional wet chemical etch process in the edge region and in particular on the bevel of a substrate during the formation of a metallization layer, the dielectric material, especially the low-k dielectric material, may be reliably removed from the bevel prior to the formation of any barrier and metal layers. Moreover, an additional wet chemical etch process may be performed after the deposition of the metal to remove any unwanted metal and barrier material from the edge region and the bevel. Accordingly, defect issues and contamination of substrates and process tools may be efficiently reduced.
REFERENCES:
patent: 5426073 (1995-06-01), Imaoka et al.
patent: 5897379 (1999-04-01), Ulrich et al.
patent: 6376363 (2002-04-01), Iguchi
patent: 6379782 (2002-04-01), Iguchi et al.
patent: 6940150 (2005-09-01), Watanabe
patent: 2002/0106905 (2002-08-01), Tran et al.
patent: 2003/0045121 (2003-03-01), Higashi
patent: 103 26 273 (2005-01-01), None
Bartsch Christin
Hartig Carsten
Schuehrer Holger
Advanced Micro Devices , Inc.
Pham Thanh V
Williams Morgan & Amerson
LandOfFree
Method of reducing contamination by removing an interlayer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of reducing contamination by removing an interlayer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of reducing contamination by removing an interlayer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4008508