Method of reducing charging damage to integrated circuits...

Details Method of reducing charging damage to integrated circuits... Method of reducing charging damage to integrated circuits...

2007-02-13

2007-02-13

Blum, David S. (Department: 2813)

Semiconductor device manufacturing: process

Making device or circuit responsive to nonelectrical signal

Responsive to electromagnetic radiation

C438S424000

Reexamination Certificate

active

10908815

ABSTRACT:
A semiconductor substrate having an integrated circuit die area surrounded by a scribe lane is provided. Within the integrated circuit die area, a first trench isolation region and a second trench isolation region are formed on the semiconductor substrate, wherein the first trench isolation region isolates a first active device region from a second active device region, and the second trench isolation region comprises a plurality of trench dummy features for reducing loading effect. A first gate electrode is formed on the first active device region and a second gate electrode on the second active device region. The first active device region is masked, while the second active device region and the trench dummy features are exposed. An ion implantation process is then performed to implant dopant species into the second active device region.

REFERENCES:
patent: 5998282 (1999-12-01), Lukaszek

Affiliated with

Also associated with

Rating

Method of reducing charging damage to integrated circuits... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of reducing charging damage to integrated circuits..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of reducing charging damage to integrated circuits... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3884140