Fishing – trapping – and vermin destroying
Patent
1987-11-19
1989-08-22
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437 44, 437912, 437187, 437184, 437176, 437177, 357 15, 357 22, H01L 2144
Patent
active
048596183
ABSTRACT:
A method of forming a self-aligned gate electrode of a field effect transistor, in which a resist pattern is formed on a substrate by lithography, an ion-implanted layer in the substrate at the side of the resist is formed by ion implantation, an insulating film is formed on the substrate by electron cyclotron resonance plasma chemical vapor deposition, the resist pattern and a part of the insulating film on the resist pattern removed by lift-off to thereby form an insulating pattern with an opening, the substrate annealed to activate said ion-implanted layer and a gate electrode formed in the opening by a spacer lift-off method.
REFERENCES:
patent: 4569119 (1986-02-01), Terada et al.
patent: 4599790 (1986-07-01), Kim et al.
patent: 4636822 (1987-01-01), Codella et al.
patent: 4711858 (1987-12-01), Harder et al.
patent: 4731339 (1988-03-01), Ryan et al.
patent: 4745082 (1988-05-01), Kwok
Shikata et al., "Formation of Submicron Silcon-Nitride Patterns by Lift-Off Method Using ECR-CVD", SPIE, vol. 797, Advanced Processing of Semiconductor Devices, 1987, pp. 126-129.
Matsuo et al., "Low Temperature Chemical Vapor Deposition Method Utilizing an Electron Cyclotron Resonance Plasma", Jap. J. of Appl. Phys., vol. 22, No. 4, Apr. 1983, pp. L210-L212.
Codella et al., "GaAs LDD E-MESFET For Ultra-High Speed Logic", IBM Technical Disclosure Bulletin, vol. 26, No. 4, Sep. 1983, pp. 1988-1989.
Yamasaki et al., "GaAs LSI-Directed MESFET's with Self-Aligned Implantation for N.sup.+ -Layer Technology (SAINT)", IEEE Trans. on Electron Devices, vol. ED-29, No. 11, Nov. 1982, pp. 1772-1777.
Ghandhi, VLSI Fabrication Principles, John Wiley and Sons, Inc., 1983, pp. 330-333 and 548-550.
Wolf et al., Silicon Processing for the VLSI Era, vol. 1: Process Technology, Lattice Press, 1986, pp. 335-336 and 357-359.
Hayashi Hideki
Shikata Shin-ichi
Hearn Brian E.
Sumitomo Electric Industries Ltd.
Wilczewski M.
LandOfFree
Method of producing the gate electrode of a field effect transis does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of producing the gate electrode of a field effect transis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of producing the gate electrode of a field effect transis will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2417557