Fishing – trapping – and vermin destroying
Patent
1994-10-27
1996-05-14
Wilczewski, Mary
Fishing, trapping, and vermin destroying
437 58, 437228, 437915, H01L 218244
Patent
active
055167152
ABSTRACT:
A method of producing a semiconductor memory cell. The memory cell includes two transfer transistors, two driver transistors, two thin film transistor loads and two word lines respectively coupled to gate electrodes of the transfer transistors. The method includes (a) forming a field insulator layer on a semiconductor substrate, (b) forming a gate insulator layer, (c) forming a gate electrode of a driver transistor by forming and patterning a first conductor layer, (d) forming a first insulator layer on the first conductor layer after impurity regions are formed in the semiconductor substrate, (e) forming and patterning a second conductor layer on the first insulator layer, (f) forming a second insulator layer on the second conductor layer, (g) forming and patterning a third conductor layer on the second insulator layer, (h) forming a third insulator layer on the third conductor layer, (i) forming a contact hole which extends from the top surface of the third insulator layer to the top surface of the first conductor layer, the contact hole extending through the second conductor layer and the third conductor layer, and (j) forming a fourth conductor layer which extends into the contact hole to make contact with the first conductor layer, the second conductor layer and the third conductor layer.
REFERENCES:
patent: 4774203 (1988-09-01), Ikeda et al.
patent: 4853894 (1989-08-01), Yamanaka et al.
patent: 4975875 (1990-12-01), Ito
patent: 5028975 (1991-07-01), Nagasawa et al.
patent: 5132771 (1992-07-01), Yamanaka et al.
patent: 5204279 (1993-04-01), Chan et al.
patent: 5239196 (1993-08-01), Ikeda et al.
Ishibashi, et al., "An .alpha.-Immune, 2-V Supply Voltage SRAM Using a Polysilicon PMOS Load Cell", IEEE Journal of Solid-State Circuits, vol. 25, No. 1, Feb. 1990, pp. 55-60.
Ema Taiji
Itabashi Kazuo
Booth Richard A.
Fujitsu Limited
Wilczewski Mary
LandOfFree
Method of producing static random access memory device having th does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of producing static random access memory device having th, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of producing static random access memory device having th will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1895445