Etching a substrate: processes – Nongaseous phase etching of substrate – Etching inorganic substrate
Patent
1993-06-30
1995-05-09
Breneman, R. Bruce
Etching a substrate: processes
Nongaseous phase etching of substrate
Etching inorganic substrate
216 52, 216 51, B44C 122
Patent
active
054136792
ABSTRACT:
A method of producing a silicon membrane has a step of forming an etch stop layer on an upper surface of a silicon substrate having lower and upper opposing surfaces, the etch stop layer comprising an alloy of silicon and at least one other Group IV element. The method of producing a silicon membrane has another step of forming a cap layer on the etch stop layer, the cap layer having lower and upper opposing surfaces with the lower surface contacting the etch stop layer. The method of producing a silicon membrane has a further step of removing a portion of the silicon substrate at a time when the upper surface of the cap layer is exposed, the portion of the silicon substrate being removed extending from the upper surface of the silicon substrate to the lower surface of the silicon substrate to thereby define an exposed portion of the etch stop layer. The exposed portion of the etch stop layer may be removed. Also, the formed membrane can be further processed to define undoped device structures isolated by thin silicon legs. According to another embodiment, a cap layer is never formed and the etch stop layer itself functions as the membrane.
REFERENCES:
patent: 4372803 (1983-02-01), Gigante
patent: 4463336 (1984-07-01), Black
patent: 4601779 (1986-07-01), Abernathey
patent: 4721938 (1988-01-01), Stevenson
patent: 4784721 (1988-11-01), Holmes
patent: 4851080 (1989-07-01), Howe
patent: 4889590 (1989-12-01), Tucker
patent: 4978421 (1990-12-01), Bassous
patent: 5013681 (1991-05-01), Godbey
patent: 5068203 (1991-11-01), Logadon
Krist, Godbey and Green, "Selective removal of Si 0.7 Ge 0.3 layer from S00)", Apply Physic, Let. 58(17), 29 Apr. 1991, pp. 1899-1901.
Narozny, Hamacher, Dambkes, Kibbel and Kasper, "Si/Si/Ge Heterojuction bipolar transistor with graded gap Si Ge base made by molecular beam epitaxy" 1988 IEEE, pp. 562-565.
Breneman R. Bruce
Chang Joni Y.
Edelberg Barry A.
McDonnell Thomas E.
The United States of America as represented by the Secretary of
LandOfFree
Method of producing a silicon membrane using a silicon alloy etc does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of producing a silicon membrane using a silicon alloy etc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of producing a silicon membrane using a silicon alloy etc will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1702914