Semiconductor device manufacturing: process – Chemical etching – Combined with the removal of material by nonchemical means
Patent
1999-07-19
2000-09-05
Utech, Benjamin L.
Semiconductor device manufacturing: process
Chemical etching
Combined with the removal of material by nonchemical means
438691, H01L 21302, H01L 21461
Patent
active
06114245&
ABSTRACT:
A method of processing a semiconductor wafer comprises rough grinding the front and back surfaces of the wafer to quickly reduce the thickness of the wafer. The front and back surfaces are then lapped with a lapping slurry to further reduce the thickness of the wafer and reduce damage caused by the rough grinding. Lapping time is reduced by provision of the rough grinding step. The wafer is etched in a chemical etchant to further reduce the thickness of the wafer and the front surface of the wafer is polished using a polishing slurry to reduce the thickness of the wafer down to a predetermined final wafer thickness. A fine grinding step may be added to eliminate lapping and/or reduce polishing time.
REFERENCES:
patent: 4054010 (1977-10-01), Shipman
patent: 4144099 (1979-03-01), Edmonds et al.
patent: 4149343 (1979-04-01), Feldmeier
patent: 4276114 (1981-06-01), Takano et al.
patent: 4318250 (1982-03-01), Klievoneit et al.
patent: 4663890 (1987-05-01), Brandt
patent: 4693036 (1987-09-01), Mori
patent: 4753049 (1988-06-01), Mori
patent: 4918869 (1990-04-01), Kitta
patent: 4927432 (1990-05-01), Budinger et al.
patent: 4947598 (1990-08-01), Sekiya
patent: 5035087 (1991-07-01), Nishiguchi et al.
patent: 5113622 (1992-05-01), Nishiguchi et al.
patent: 5189843 (1993-03-01), Steere, Jr.
patent: 5227339 (1993-07-01), Kishii
patent: 5329733 (1994-07-01), Steere, Jr.
patent: 5360509 (1994-11-01), Zakaluk et al.
patent: 5377451 (1995-01-01), Leoni et al.
patent: 5400548 (1995-03-01), Huber et al.
patent: 5429711 (1995-07-01), Watanabe et al.
patent: 5439551 (1995-08-01), Meikle et al.
patent: 5500047 (1996-03-01), Park et al.
patent: 5527030 (1996-06-01), Kubo et al.
patent: 5545076 (1996-08-01), Yun et al.
patent: 5549502 (1996-08-01), Tanaka et al.
patent: 5571373 (1996-11-01), Krishna et al.
patent: 5651724 (1997-07-01), Kimura et al.
patent: 5849636 (1998-12-01), Harada et al.
patent: 5851924 (1998-12-01), Nakazawa et al.
patent: 5882539 (1999-03-01), Hasegawa et al.
Shapiro, M.K., et al., "A Process for Grinding And Polishing Single-Crystal Corundum Plates", Optical Technology, vol. 39, No. 10, p. 625, Oct., 1972.
Jensen, E.W., "Polishing Compound Semiconductors", Solid State Technology, pp. 49-52, Aug., 1973.
Nishiguchi, M., et al., "Mechanical Thinning of InP Wafer by Grinding", Journal Of The Electrochemical Society, pp. 1826-1831, vol. 138, No. 6, Jun. 1991.
PCT International Search Report, PCT/US98/16778, Nov. 27, 1998.
PCT International Search Report, PCT/US98/18214, Dec. 17, 1998.
"Fully Automatic In-Feed Surface Grinder DFG 840" product brochure by DISCO Corporation, no date.
"Fully Automatic Material Grinding With the G&N Nanogrinder/4-300" product brochure by G&N Genauigkeits Maschinenbau.
Pei Zhijian
Vandamme Roland
Xin Yun-Biao
Deo Duy-Vu
MEMC Electronic Materials , Inc.
Utech Benjamin L.
LandOfFree
Method of processing semiconductor wafers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of processing semiconductor wafers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of processing semiconductor wafers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2211866