Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified configuration
Patent
1992-03-11
1993-03-16
Jackson, Jerome
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified configuration
257296, 365149, H01L 2944, H01L 2978
Patent
active
051947536
ABSTRACT:
Disclosed is a semiconductor processing method of fabricating memory integrated circuitry. Word lines are defined. Alternating first and second separation regions therebetween are defined. Storage node capacitors are formed in the first regions. The width of the first separation regions is greater than the width of the second separation regions. An insulating layer is provided to a first selected thickness which is greater than one-half the width of the second separation regions to fill the second separation regions between with insulating material. The first selected thickness is also less than one-half the width of the first separation regions to provide a space within the first separation regions. Buried contacts are etched through the insulating layer. A layer of conductive material is deposited and patterned to define lower storage node capacitor plates. A capacitor dielectric and upper storage node capacitor plates above the lower storage node capacitor plates are provided.
REFERENCES:
patent: 5014103 (1991-05-01), Ema
Lowrey Tyler A.
Rhodes Howard E.
Jackson Jerome
Micro)n Technology, Inc.
LandOfFree
Method of preventing storage node to storage node shorts in fabr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of preventing storage node to storage node shorts in fabr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of preventing storage node to storage node shorts in fabr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-352795