Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates
Reexamination Certificate
2000-03-16
2003-04-15
Cuneo, Kamand (Department: 2829)
Semiconductor device manufacturing: process
Bonding of plural semiconductor substrates
C438S406000
Reexamination Certificate
active
06548375
ABSTRACT:
TECHNICAL FIELD
The present invention relates generally to microwave substrates, and more particularly, to a method for bonding microwave substrates and silicon substrates that leverages silicon integrated circuit fabrication and silicon micromachining technologies.
BACKGROUND OF THE INVENTION
Microwave communication devices such as satellites employ hybrid microwave circuits such as switching matrices and phased array antennas.
The microwave circuits can include miniature electromechanical (MEM) switches. Commonly, silicon-on-insulator techniques are used in integrated circuits. One method for forming silicon-on-insulator substrates is by the implantation of oxygen ions into a silicon wafer. In this process, oxygen ions are injected deep into the silicon wafer and the wafer is annealed under high temperature to form the buried SiO
2
layer. Another method for forming silicon-on-insulator devices uses a first silicon wafer onto which the desired structures are etched. Then, in a post processing step, a second silicon wafer is bonded to the first wafer to enclose the structures. This post processing technique adds to the cost of the devices.
Another method for silicon-on-insulator bonding for two silicon wafers is to use a silicon dioxide bond between two silicon layers. Silicon dioxide is used to bond the two silicon wafers together.
One drawback to the above mentioned silicon-on-insulator methods is that they are intended for the high volume integrated circuit industry. The silicon-on-insulator wafers are extremely pure and thus very expensive. However, because MEMS technology has been highly developed, the cost of processing circuits using this technology is reduced.
It is commonly thought, however, that silicon-based MEMS fabrication processes are not amenable to the fabrication of microwave devices. Silicon has poor microwave properties and thus it was previously thought that the silicon substrate must be removed. Such devices are flip chip bonded to an insulating device where the silicon substrate can then be etched away. This adds to processing steps and increases the cost of the device.
SUMMARY OF THE INVENTION
The present invention therefore provides a methods for bonding a silicon substrate to a microwave substrate that will enable the use of mature silicon MEMS fabrication technology.
The present invention provides two alternative techniques to bonding silicon with a microwave substrate. The first method is a direct fusion bonding method wherein silicon is directly bonded with a microwave substrate. In the second method, an SiO
2
layer is deposited on the silicon and microwave substrate and the bond is formed between the two SiO
2
layers.
In one aspect of the invention, the direct fusion technique includes the steps of:
cleaning the microwave substrate;
cleaning the silicon substrate;
stacking the microwave substrate and the silicon substrate together to form a stack;
placing the stack in a furnace;
increasing the temperature of the furnace to a predetermined temperature at a predetermined rate; and
decreasing the temperature of the furnace to at a second predetermined rate.
In the indirect method, prior to the steps of stacking the microwave substrate and the silicon substrate, an SiO
2
layer is sputtered onto the silicon layer and the microwave substrate.
One advantage of the invention is that the present invention enables the fabrication of low insertion loss microwave circuits and MEMS devices on silicon-based technology. The present invention also alleviates the need for post processing of the silicon wafers after MEMS processing.
Other objects and features of the present invention will become apparent when viewed in light of the detailed description of the preferred embodiment when taken in conjunction with the attached drawings and appended claims.
REFERENCES:
patent: 5270221 (1993-12-01), Garcia et al.
patent: 5441803 (1995-08-01), Meissner
patent: 5476813 (1995-12-01), Naruse
patent: 5953620 (1999-09-01), Katou et al.
patent: 6063686 (2000-05-01), Masuda et al.
patent: 6091112 (2000-07-01), Kwon
patent: 6136667 (2000-10-01), Hui et al.
patent: 6140210 (2000-10-01), Aga et al.
patent: WO 9905073 (1999-02-01), None
Imthun et al., “Bonded Silicon-on-Sapphire Wafers and Devices”, J. Appl. Phys., 72 (6), p 2526, 1992.*
Wang et al., “N-Channel Metal-Oxide-Semiconductor Transistors Fabricated in a Silcon Film Bonde Onto Sapphire”, Appl. Phys. Lett., 64 (6), p 724, 1994.*
Hurley et al., “Some Recent Advances in Silicon Microtechnology and Their Dependence on processing Technique”, Vacuum, 46 (3), p 287, 1995.*
Kopperschmidt et al., “High Bond Energy and Thermomechanical Stress in Silicon on Sapphire Wafer Bonding”, Appl. Phys. Lett, 70 (22), p 2972, 1997.*
Hasima, J., “Direct Bonding in patent Literature”, Philips J. Res. 49, p 165, 1995.*
Gui et al., “Nanomechanical Optical Devices Fabricated with Aligned Wafer Bonding”, Micro Electro Mechanical Systems, 1998. MEMS 98. Proceedings., The Eleventh Annual International Workshop pp.: 482-487, 1998.*
Schmidt, M., “Wafe-to-Wafer Bonding for Microstructure Formation”, Proceedings of the IEEE, 86 (8), p 1575, 1998.*
Gosele et al., “Wafer Bonding: A Flexible Approach to Materials Integration”, 11 th Intl. Conf. On Indium Phosphide and Related materials, p 231, 1999.*
Mehra et al., “Microfabrication of High Temperature Silicon Devices using WaferBonding and Deep Reactive Ion Etching”, IEEE Journal of Microelectromechanical Systems, 8 (2), p 152, 1999.*
Blackstone, S., “Recent Advances in Wafer Bonding of Silicon and Alternative Materials”, Microelectronic Engineering, 48, p 313, 1999.
De Los Santos Hector J.
Lin Yu-Hua Kao
Cuneo Kamand
Gudmestad Terje
Hughes Electronics Corporation
Sarkar Asok Kumar
LandOfFree
Method of preparing silicon-on-insulator substrates... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of preparing silicon-on-insulator substrates..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of preparing silicon-on-insulator substrates... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3026510