Metal working – Method of mechanical manufacture – Assembling or joining
Patent
1975-12-05
1978-03-21
Goolkasian, John T.
Metal working
Method of mechanical manufacture
Assembling or joining
427 93, 427 95, 357 49, 357 59, 156649, 148 333, H01L 21304, H01L 21316
Patent
active
040795063
ABSTRACT:
In the preparation of a dielectric-isolated substrate for semiconductor integrated circuits which comprises a plurality of silicon single crystalline islands in which circuit elements are formed, a region made of an alternate laminate of silicon polycrystalline layers and silicon oxide films for supporting the plurality of silicon single crystalline islands, and a silicon oxide film interposed between the silicon single crystalline islands and the support region for isolating each of the silicon single crystalline islands from the remaining ones and the support region, the formation of three to twelve silicon polycrystalline layers in the support region can remarkably reduce the bending of the substrate resulting from the growth stress of the silicon polycrystalline layers or from the difference in thermal expansion coefficients between the single crystalline silicon and the polycrystalline silicon, and therefore produces a dielectric-isolated substrate showing little bending.
REFERENCES:
patent: 3331716 (1967-07-01), Bloem et al.
patent: 3368113 (1968-02-01), Shaunfield
patent: 3411200 (1968-11-01), Formigoni
patent: 3423255 (1969-01-01), Joyce
patent: 3574007 (1971-04-01), Hugle
patent: 3575731 (1971-04-01), Hoshi et al.
patent: 3624463 (1971-11-01), Davidsohn
patent: 3829889 (1974-08-01), Allison et al.
Davidsohn et al., "Dielectric Isolated . . . Processes", Proc. IEEE, 9-1969, pp. 1532-1537.
Seto, IBM Tech. Dis. Bull., "Two Level . . . Circuits", vol. 9, No. 6 (11-1966) pp. 579-580.
Steinmaier et al., "Sucessive . . . Apparatus, J. Electrochemical Society, vol. 111, No. 2 (2-1964) pp. 206-209.
Mimura Akio
Suzuki Takaya
Yagyuu Seturoo
Goolkasian John T.
Hitachi , Ltd.
LandOfFree
Method of preparing a dielectric-isolated substrate for semicond does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of preparing a dielectric-isolated substrate for semicond, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of preparing a dielectric-isolated substrate for semicond will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-564217