Fishing – trapping – and vermin destroying
Patent
1994-12-15
1997-10-21
Bowers, Jr., Charles L.
Fishing, trapping, and vermin destroying
437231, 437238, 437235, 437240, 437245, 437249, H01L 2131
Patent
active
056796102
ABSTRACT:
The present invention relates to a simple, low cost planarization technique whereby physical pressure is used to planarize the surface of a semiconductor device. The method of the present invention planarizes a semiconductor workpiece surface and results in an increase in the productivity of the processing steps that follow. In effect, the present invention applies physical pressure to flatten the surface layers of a semiconductor workpiece. The present invention is particularly adapted for use in planarizing surface layers made of plastic materials.
REFERENCES:
patent: 4609139 (1986-09-01), Hawrylo
patent: 4676868 (1987-06-01), Riley et al.
patent: 4758533 (1988-07-01), Magee et al.
patent: 4909693 (1990-03-01), Augros
patent: 4963221 (1990-10-01), Isobe et al.
patent: 5034801 (1991-07-01), Fischer
patent: 5078820 (1992-01-01), Hamamura et al.
patent: 5104828 (1992-04-01), Morimoto et al.
patent: 5106779 (1992-04-01), Yu
patent: 5164323 (1992-11-01), Brehm et al.
patent: 5173766 (1992-12-01), Long et al.
patent: 5257478 (1993-11-01), Hyde et al.
patent: 5285102 (1994-02-01), Ying
patent: 5286329 (1994-02-01), Iijima et al.
patent: 5318663 (1994-06-01), Buti et al.
patent: 5371943 (1994-12-01), Shibata
patent: 5434107 (1995-07-01), Paranjpe
patent: 5580827 (1996-12-01), Akamine
Wolf, Stanley "Silicon Processing for the VLSI Era", vol. 2, Lattice Press, CA, (1990), pp. 31-32.
Planarization Techniques Semiconductor International, Apr. 1988, pp. 115-119.
Peter Van Zant, Microchip Fabrication (2d. edition), pp. 85-103; 161-256, .COPYRGT.1990.
J.A. Prybyla and G.N. Taylor, "New Method of Global Planarization for Si ULSI", 1994 Symposium on VLSI Technology--Digest of Technical Papers, pp. 75-76.
Matsuda Tetsuo
Okumura Katsuya
Bowers Jr. Charles L.
Kabushiki Kaisha Toshiba
Whipple Matthew
LandOfFree
Method of planarizing a semiconductor workpiece surface does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of planarizing a semiconductor workpiece surface, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of planarizing a semiconductor workpiece surface will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1006510